{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,23]],"date-time":"2026-04-23T06:25:30Z","timestamp":1776925530660,"version":"3.51.2"},"publisher-location":"New York, NY, USA","reference-count":30,"publisher":"ACM","license":[{"start":{"date-parts":[[2007,11,10]],"date-time":"2007-11-10T00:00:00Z","timestamp":1194652800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2007,11,10]]},"DOI":"10.1145\/1362622.1362691","type":"proceedings-article","created":{"date-parts":[[2008,4,22]],"date-time":"2008-04-22T19:41:13Z","timestamp":1208893273000},"page":"1-12","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":52,"title":["Multi-level tiling"],"prefix":"10.1145","author":[{"given":"DaeGon","family":"Kim","sequence":"first","affiliation":[{"name":"Colorado State University, Fort Collins, Colorado"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lakshminarayanan","family":"Renganarayanan","sequence":"additional","affiliation":[{"name":"Colorado State University, Fort Collins, Colorado"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dave","family":"Rostron","sequence":"additional","affiliation":[{"name":"Colorado State University, Fort Collins, Colorado"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sanjay","family":"Rajopadhye","sequence":"additional","affiliation":[{"name":"Colorado State University, Fort Collins, Colorado"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michelle Mills","family":"Strout","sequence":"additional","affiliation":[{"name":"Colorado State University, Fort Collins, Colorado"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2007,11,10]]},"reference":[{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/155090.155102"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/109625.109631"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/1025127.1025992"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1122971.1122981"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/263580.263662"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/645605.662909"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1188455.1188543"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1122971.1122977"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2003.1239870"},{"key":"e_1_3_2_1_11_1","volume-title":"Proc. 11th Workshop on Compilers for Parallel Computers (CPC 2004","author":"Gr\u00f6\u00dflinger A.","year":"2004","unstructured":"A. Gr\u00f6\u00dflinger , M. Griebl , and C. Lengauer . Introducing non-linear parameters to the polyhedron model. In Michael Gerndt and Edmond Kereku, editors , Proc. 11th Workshop on Compilers for Parallel Computers (CPC 2004 ), Research Report Series, pages 1--12. LRR-TUM, Technische Universitat Munchen , July 2004 . A. Gr\u00f6\u00dflinger, M. Griebl, and C. Lengauer. Introducing non-linear parameters to the polyhedron model. In Michael Gerndt and Edmond Kereku, editors, Proc. 11th Workshop on Compilers for Parallel Computers (CPC 2004), Research Report Series, pages 1--12. LRR-TUM, Technische Universitat Munchen, July 2004."},{"key":"e_1_3_2_1_12_1","unstructured":"HiTLoG: Hierarchical Tiled Loop Generator. Available at: http:\/\/www.cs.colostate.edu\/MMAlpha\/HiTLoG\/.  HiTLoG: Hierarchical Tiled Loop Generator. Available at: http:\/\/www.cs.colostate.edu\/MMAlpha\/HiTLoG\/."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/73560.73588"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/567097.567101"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2003.1239869"},{"key":"e_1_3_2_1_16_1","volume-title":"Frontiers '95: The 5th Symposium on the Frontiers of Massively Parallel Computation, McLean, VA","author":"Kelly W.","year":"1995","unstructured":"W. Kelly , W. Pugh , and E. Rosser . Code generation for multiple mappings . In Frontiers '95: The 5th Symposium on the Frontiers of Massively Parallel Computation, McLean, VA , 1995 . W. Kelly, W. Pugh, and E. Rosser. Code generation for multiple mappings. In Frontiers '95: The 5th Symposium on the Frontiers of Massively Parallel Computation, McLean, VA, 1995."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/517554.825767"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"crossref","first-page":"171","DOI":"10.1007\/3-540-45874-3_10","volume-title":"Embedded processor design challenges: systems, architectures, modeling, and simulation-SAMOS","author":"Knijnenburg P. M. W.","year":"2002","unstructured":"P. M. W. Knijnenburg , T. Kisuki , and M. F. P. O'Boyle . Iterative compilation . In Embedded processor design challenges: systems, architectures, modeling, and simulation-SAMOS , pages 171 -- 187 . Springer-Verlag New York, Inc. , New York, NY, USA , 2002 . P. M. W. Knijnenburg, T. Kisuki, and M. F. P. O'Boyle. Iterative compilation. In Embedded processor design challenges: systems, architectures, modeling, and simulation-SAMOS, pages 171--187. Springer-Verlag New York, Inc., New York, NY, USA, 2002."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/113445.113449"},{"key":"e_1_3_2_1_20_1","volume-title":"RenPar'6","author":"Verge H. Le","year":"1994","unstructured":"H. Le Verge , V. Van Dongen , and D. Wilde . La synth\u00e8se de nids de boucles avec la biblioth\u00e8que poly\u00e8drique . In RenPar'6 , Lyon, France, June 1994 . English version \"Loop Nest Synthesis Using the Polyhedral Library \"in IRISA TR 830, May 1994. H. Le Verge, V. Van Dongen, and D. Wilde. La synth\u00e8se de nids de boucles avec la biblioth\u00e8que poly\u00e8drique. In RenPar'6, Lyon, France, June 1994. English version \"Loop Nest Synthesis Using the Polyhedral Library\"in IRISA TR 830, May 1994."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1007577115980"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1504\/IJHPCN.2004.009265"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/135226.135233"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2004.840306"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1007554627716"},{"key":"e_1_3_2_1_27_1","volume-title":"21st IEEE International Parallel and Distributed Processing Symposium (IPDPS)","author":"Renganarayanan Lakshminarayanan","year":"2007","unstructured":"Lakshminarayanan Renganarayanan , Manjukumar Harthi-kote, Rinku Dewri , and Sanjay Rajopadhye . Towards optimal multi-level tiling for stencil computations . In 21st IEEE International Parallel and Distributed Processing Symposium (IPDPS) , 2007 . Lakshminarayanan Renganarayanan, Manjukumar Harthi-kote, Rinku Dewri, and Sanjay Rajopadhye. Towards optimal multi-level tiling for stencil computations. In 21st IEEE International Parallel and Distributed Processing Symposium (IPDPS), 2007."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250734.1250780"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/331532.331534"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.5555\/509058.509096"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/193209.193217"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-4337-4","volume-title":"Loop Tiling For Parallelism","author":"Xue J.","year":"2000","unstructured":"J. Xue . Loop Tiling For Parallelism . Kluwer Academic Publishers , 2000 . J. Xue. Loop Tiling For Parallelism. Kluwer Academic Publishers, 2000."}],"event":{"name":"SC '07: International Conference for High Performance Computing, Networking, Storage and Analysis","location":"Reno Nevada","acronym":"SC '07","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IEEE-CS Computer Society"]},"container-title":["Proceedings of the 2007 ACM\/IEEE conference on Supercomputing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1362622.1362691","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1362622.1362691","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T15:13:48Z","timestamp":1750259628000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1362622.1362691"}},"subtitle":["M for the price of one"],"short-title":[],"issued":{"date-parts":[[2007,11,10]]},"references-count":30,"alternative-id":["10.1145\/1362622.1362691","10.1145\/1362622"],"URL":"https:\/\/doi.org\/10.1145\/1362622.1362691","relation":{},"subject":[],"published":{"date-parts":[[2007,11,10]]},"assertion":[{"value":"2007-11-10","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}