{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:40:20Z","timestamp":1750308020528,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2007,6,15]],"date-time":"2007-06-15T00:00:00Z","timestamp":1181865600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000145","name":"Division of Information and Intelligent Systems","doi-asserted-by":"publisher","award":["IIS-0534389"],"award-info":[{"award-number":["IIS-0534389"]}],"id":[{"id":"10.13039\/100000145","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2007,6,15]]},"DOI":"10.1145\/1363189.1363192","type":"proceedings-article","created":{"date-parts":[[2008,4,29]],"date-time":"2008-04-29T13:04:11Z","timestamp":1209474251000},"page":"1-10","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":13,"title":["Parallel buffers for chip multiprocessors"],"prefix":"10.1145","author":[{"given":"John","family":"Cieslewicz","sequence":"first","affiliation":[{"name":"Columbia University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kenneth A.","family":"Ross","sequence":"additional","affiliation":[{"name":"Columbia University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ioannis","family":"Giannakakis","sequence":"additional","affiliation":[{"name":"Columbia University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2007,6,15]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"VLDB","author":"Boncz P. A.","year":"1999","unstructured":"P. A. Boncz , S. Manegold , and M. L. Kersten . Database architecture optimized for the new bottleneck: Memory access . In VLDB , 1999 . P. A. Boncz, S. Manegold, and M. L. Kersten. Database architecture optimized for the new bottleneck: Memory access. In VLDB, 1999."},{"key":"e_1_3_2_1_2_1","first-page":"225","volume-title":"CIDR","author":"Boncz P. A.","year":"2005","unstructured":"P. A. Boncz , M. Zukowski , and N. Nes . Monetdb\/x100: Hyper-pipelining query execution . In CIDR , pages 225 -- 237 , 2005 . P. A. Boncz, M. Zukowski, and N. Nes. Monetdb\/x100: Hyper-pipelining query execution. In CIDR, pages 225--237, 2005."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1140402.1140408"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/69.50905"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/129888.129894"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1128022.1128055"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/152610.152611"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/69.273032"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/191839.191886"},{"key":"e_1_3_2_1_10_1","first-page":"79","volume-title":"CIDR","author":"Hardavellas N.","year":"2007","unstructured":"N. Hardavellas , I. Pandis , R. Johnson , N. Mancheril , A. Ailamaki , and B. Falsafi . Database servers on chip multiprocessors: Limitations and opportunities . In CIDR , pages 79 -- 87 , 2007 . N. Hardavellas, I. Pandis, R. Johnson, N. Mancheril, A. Ailamaki, and B. Falsafi. Database servers on chip multiprocessors: Limitations and opportunities. In CIDR, pages 79--87, 2007."},{"key":"e_1_3_2_1_11_1","volume-title":"Computer Architecture. Morgan Kaufman","author":"Hennessy J. L.","year":"2007","unstructured":"J. L. Hennessy and D. A. Patterson . Computer Architecture. Morgan Kaufman , 4 th edition, 2007 . J. L. Hennessy and D. A. Patterson. Computer Architecture. Morgan Kaufman, 4th edition, 2007.","edition":"4"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/646666.699446"},{"key":"e_1_3_2_1_13_1","volume-title":"The Art of Computer Programming","author":"Knuth D. E.","year":"1998","unstructured":"D. E. Knuth . The Art of Computer Programming , volume 3 . Addison-Wesley , 2 nd edition, 1998 . D. E. Knuth. The Art of Computer Programming, volume 3. Addison-Wesley, 2nd edition, 1998.","edition":"2"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30186-8_9"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/248052.248106"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1006\/jpdc.1998.1446"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/645484.656552"},{"key":"e_1_3_2_1_18_1","first-page":"470","volume-title":"ICPADS","author":"Shann C.-H.","year":"2000","unstructured":"C.-H. Shann , T.-L. Huang , and C. Chen . A practical nonblocking queue algorithm using compare-and-swap . In ICPADS , pages 470 -- 475 , 2000 . C.-H. Shann, T.-L. Huang, and C. Chen. A practical nonblocking queue algorithm using compare-and-swap. In ICPADS, pages 470--475, 2000."},{"key":"e_1_3_2_1_19_1","first-page":"553","volume-title":"VLDB","author":"Stonebraker M.","year":"2005","unstructured":"M. Stonebraker , D. J. Abadi , A. Batkin , X. Chen , M. Cherniack , M. Ferreira , E. Lau , A. Lin , S. Madden , E. J. O'Neil , P. E. O'Neil , A. Rasin , N. Tran , and S. B. Zdonik . C-store: A column-oriented dbms . In VLDB , pages 553 -- 564 , 2005 . M. Stonebraker, D. J. Abadi, A. Batkin, X. Chen, M. Cherniack, M. Ferreira, E. Lau, A. Lin, S. Madden, E. J. O'Neil, P. E. O'Neil, A. Rasin, N. Tran, and S. B. Zdonik. C-store: A column-oriented dbms. In VLDB, pages 553--564, 2005."},{"key":"e_1_3_2_1_20_1","first-page":"49","volume-title":"VLDB","author":"Zhou J.","year":"2005","unstructured":"J. Zhou , J. Cieslewicz , K. A. Ross , and M. Shah . Improving database performance on simultaneous multithreading processors . In VLDB , pages 49 -- 60 , 2005 . J. Zhou, J. Cieslewicz, K. A. Ross, and M. Shah. Improving database performance on simultaneous multithreading processors. In VLDB, pages 49--60, 2005."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1007568.1007592"}],"event":{"name":"DaMoN07: Data Management on New Hardware","sponsor":["SIGMOD ACM Special Interest Group on Management of Data"],"location":"Beijing China","acronym":"DaMoN07"},"container-title":["Proceedings of the 3rd international workshop on Data management on new hardware"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1363189.1363192","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1363189.1363192","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T15:13:48Z","timestamp":1750259628000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1363189.1363192"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,6,15]]},"references-count":21,"alternative-id":["10.1145\/1363189.1363192","10.1145\/1363189"],"URL":"https:\/\/doi.org\/10.1145\/1363189.1363192","relation":{},"subject":[],"published":{"date-parts":[[2007,6,15]]},"assertion":[{"value":"2007-06-15","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}