{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,6]],"date-time":"2026-01-06T13:41:27Z","timestamp":1767706887782,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,3,16]],"date-time":"2008-03-16T00:00:00Z","timestamp":1205625600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,3,16]]},"DOI":"10.1145\/1363686.1364039","type":"proceedings-article","created":{"date-parts":[[2008,4,29]],"date-time":"2008-04-29T13:04:11Z","timestamp":1209474251000},"page":"1504-1508","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Hierarchical memory system design for a heterogeneous multi-core processor"],"prefix":"10.1145","author":[{"given":"Jianjun","family":"Guo","sequence":"first","affiliation":[{"name":"National University of Defense Technology, Changsha, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mingche","family":"Lai","sequence":"additional","affiliation":[{"name":"National University of Defense Technology, Changsha, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhengyuan","family":"Pang","sequence":"additional","affiliation":[{"name":"National University of Defense Technology, Changsha, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Libo","family":"Huang","sequence":"additional","affiliation":[{"name":"National University of Defense Technology, Changsha, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fangyuan","family":"Chen","sequence":"additional","affiliation":[{"name":"National University of Defense Technology, Changsha, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kui","family":"Dai","sequence":"additional","affiliation":[{"name":"National University of Defense Technology, Changsha, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhiying","family":"Wang","sequence":"additional","affiliation":[{"name":"National University of Defense Technology, Changsha, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2008,3,16]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.26"},{"key":"e_1_3_2_1_2_1","unstructured":"Overview of UltraSPARC T1 processor. http:\/\/www.sun.com\/processors\/UltraSPARC-T1\/  Overview of UltraSPARC T1 processor. http:\/\/www.sun.com\/processors\/UltraSPARC-T1\/"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.848474"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.434"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/125826.126159"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2007.5"},{"key":"e_1_3_2_1_7_1","volume-title":"Memory hierarchy design for stream computing","author":"Jayasena Nuwan S.","year":"2005","unstructured":"Nuwan S. Jayasena . Memory hierarchy design for stream computing . Stanford University PhD Thesis , 2005 . Nuwan S. Jayasena. Memory hierarchy design for stream computing. Stanford University PhD Thesis, 2005."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264153"},{"key":"e_1_3_2_1_9_1","volume-title":"Tutorial on Recent Trends in Processor Design: Reclimbing the Complexity Curve","author":"Horowitz M.","year":"1992","unstructured":"M. Horowitz , S. Przybylski , and M. D. Smith . Tutorial on Recent Trends in Processor Design: Reclimbing the Complexity Curve . Western Institute of Computer Science , Stanford University , 1992 . M. Horowitz, S. Przybylski, and M. D. Smith. Tutorial on Recent Trends in Processor Design: Reclimbing the Complexity Curve. Western Institute of Computer Science, Stanford University, 1992."},{"key":"e_1_3_2_1_10_1","first-page":"60","author":"Guoqiang Ma","year":"2005","unstructured":"Ma Guoqiang , Xu Sushan , Xu Jianjian , Bi Houjie . Design and Optimization of Video Encoder Based on H.264 . China Communications. August 2005 , p 60 -- 66 . Ma Guoqiang, Xu Sushan, Xu Jianjian, Bi Houjie. Design and Optimization of Video Encoder Based on H.264. China Communications. August 2005, p60--66.","journal-title":"China Communications."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.491.0145"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/263272.263332"},{"key":"e_1_3_2_1_13_1","unstructured":"S. Kim. Low power MMU design for embedded processors. http:\/\/supercom.yonsei.ac.kr\/temp\/sam.ppt  S. Kim. Low power MMU design for embedded processors. http:\/\/supercom.yonsei.ac.kr\/temp\/sam.ppt"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/774861.774882"},{"key":"e_1_3_2_1_15_1","unstructured":"J. P. Grossman. A Systolic Array for Implementing LRU Replacement. Project Aries Technical Memo  J. P. Grossman. A Systolic Array for Implementing LRU Replacement. Project Aries Technical Memo"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1007\/11859802_30"},{"key":"e_1_3_2_1_17_1","first-page":"330","volume-title":"MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systems. Proc. of the 30th International Symposium on Microarchitecture (MICRO-30","author":"Lee Chunho","year":"1997","unstructured":"Chunho Lee , MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systems. Proc. of the 30th International Symposium on Microarchitecture (MICRO-30 1997 ). pp. 330 -- 335 . Chunho Lee, et al. MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systems. Proc. of the 30th International Symposium on Microarchitecture (MICRO-30 1997). pp. 330--335."},{"key":"e_1_3_2_1_18_1","volume-title":"Dean M. Tullsen. Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction. Proc. of the 36th International Symposium on Microarchitecture (MICRO-36","author":"Kumar Rakesh","year":"2003","unstructured":"Rakesh Kumar , Keith I. Farkas , Norman P. Jouppi , Parthasarathy Ranganathan , Dean M. Tullsen. Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction. Proc. of the 36th International Symposium on Microarchitecture (MICRO-36 2003 ). Rakesh Kumar, Keith I. Farkas, Norman P. Jouppi, Parthasarathy Ranganathan, Dean M. Tullsen. Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction. Proc. of the 36th International Symposium on Microarchitecture (MICRO-36 2003)."},{"volume-title":"Proc. of the 31st Annual International Symposium on Computer Architecture (ISCA '04)","author":"Kumar Rakesh","key":"e_1_3_2_1_19_1","unstructured":"Rakesh Kumar , Dean M. Tullsen , Single-ISA Heterogeneous Multi-Core Architectures for Multithreaded Workload Performance . Proc. of the 31st Annual International Symposium on Computer Architecture (ISCA '04) . Rakesh Kumar, Dean M. Tullsen, et al. Single-ISA Heterogeneous Multi-Core Architectures for Multithreaded Workload Performance. Proc. of the 31st Annual International Symposium on Computer Architecture (ISCA '04)."},{"key":"e_1_3_2_1_20_1","unstructured":"Michael Kanellos. Processor memory may marry in future computers. http:\/\/news.zdnet.com\/2100--9584_22--6120547.html.  Michael Kanellos. Processor memory may marry in future computers. http:\/\/news.zdnet.com\/2100--9584_22--6120547.html."},{"key":"e_1_3_2_1_21_1","unstructured":"Tom Krazit. More memory coming to future IBM chips. http:\/\/news.com.com\/2100--1006_3--6159172.html.  Tom Krazit. More memory coming to future IBM chips. http:\/\/news.com.com\/2100--1006_3--6159172.html."},{"key":"e_1_3_2_1_22_1","unstructured":"Leon3 Processor Introduction. http:\/\/www.gaisler.com\/cms4_5_3\/index.php?option=com_ content&task=view&id=13&Itemid=53.  Leon3 Processor Introduction. http:\/\/www.gaisler.com\/cms4_5_3\/index.php?option=com_ content&task=view&id=13&Itemid=53."}],"event":{"name":"SAC '08: The 2008 ACM Symposium on Applied Computing","sponsor":["SIGAPP ACM Special Interest Group on Applied Computing"],"location":"Fortaleza, Ceara Brazil","acronym":"SAC '08"},"container-title":["Proceedings of the 2008 ACM symposium on Applied computing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1363686.1364039","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1363686.1364039","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:38:56Z","timestamp":1750253936000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1363686.1364039"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,3,16]]},"references-count":22,"alternative-id":["10.1145\/1363686.1364039","10.1145\/1363686"],"URL":"https:\/\/doi.org\/10.1145\/1363686.1364039","relation":{},"subject":[],"published":{"date-parts":[[2008,3,16]]},"assertion":[{"value":"2008-03-16","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}