{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,19]],"date-time":"2026-03-19T21:02:21Z","timestamp":1773954141035,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":12,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,3,16]],"date-time":"2008-03-16T00:00:00Z","timestamp":1205625600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001868","name":"National Science Council Taiwan","doi-asserted-by":"publisher","award":["NSC 96-2221-E-006-192-MY3"],"award-info":[{"award-number":["NSC 96-2221-E-006-192-MY3"]}],"id":[{"id":"10.13039\/501100001868","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,3,16]]},"DOI":"10.1145\/1363686.1364042","type":"proceedings-article","created":{"date-parts":[[2008,4,29]],"date-time":"2008-04-29T13:04:11Z","timestamp":1209474251000},"page":"1523-1527","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Power-efficient and scalable load\/store queue design via address compression"],"prefix":"10.1145","author":[{"given":"Yi-Ying","family":"Tsai","sequence":"first","affiliation":[{"name":"National Cheng Kung University, Tainan, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chia-Jung","family":"Hsu","sequence":"additional","affiliation":[{"name":"National Cheng Kung University, Tainan, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chung-Ho","family":"Chen","sequence":"additional","affiliation":[{"name":"National Cheng Kung University, Tainan, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2008,3,16]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"193","article-title":"Address Compression through Base Register Caching","author":"Park A.","year":"1990","unstructured":"A. Park and M. K. Farrens , \" Address Compression through Base Register Caching ,\" in Proceedings of the Annul IEEE\/ACM International Symposium on Microarchitecture , 1990 , pp. 193 -- 199 . A. Park and M. K. Farrens, \"Address Compression through Base Register Caching,\" in Proceedings of the Annul IEEE\/ACM International Symposium on Microarchitecture, 1990, pp. 193--199.","journal-title":"Proceedings of the Annul IEEE\/ACM International Symposium on Microarchitecture"},{"key":"e_1_3_2_1_2_1","first-page":"90","volume-title":"Creating a Wider Bus Using Caching Techniques,\" in Proceedings of the 1st IEEE Symposium on High-Performance Computer Architecture","author":"Citron D.","year":"1995","unstructured":"D. Citron and L. Rudolph , \" Creating a Wider Bus Using Caching Techniques,\" in Proceedings of the 1st IEEE Symposium on High-Performance Computer Architecture , 1995 , pp. 90 -- 99 . D. Citron and L. Rudolph, \"Creating a Wider Bus Using Caching Techniques,\" in Proceedings of the 1st IEEE Symposium on High-Performance Computer Architecture, 1995, pp. 90--99."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339657"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20050218"},{"key":"e_1_3_2_1_7_1","first-page":"90","volume-title":"Memory Ordering: A Value-Based Approach,\" in Proceedings of the 31st Annual International Symposium on Computer Architecture","author":"Cain H. W.","year":"2004","unstructured":"H. W. Cain and M. H. Lipasti , \" Memory Ordering: A Value-Based Approach,\" in Proceedings of the 31st Annual International Symposium on Computer Architecture , 2004 , pp. 90 -- 101 . H. W. Cain and M. H. Lipasti, \"Memory Ordering: A Value-Based Approach,\" in Proceedings of the 31st Annual International Symposium on Computer Architecture, 2004, pp. 90--101."},{"key":"e_1_3_2_1_8_1","first-page":"411","volume-title":"Reducing Design Complexity of the Load\/Store Queue,\" in Proceedings of the 36th Annul IEEE\/ACM International Symposium on Microarchitecture","author":"Park I.","year":"2003","unstructured":"I. Park , C. L. Ooi , and T. N. Vijaykumar , \" Reducing Design Complexity of the Load\/Store Queue,\" in Proceedings of the 36th Annul IEEE\/ACM International Symposium on Microarchitecture , 2003 , pp. 411 -- 422 . I. Park, C. L. Ooi, and T. N. Vijaykumar, \"Reducing Design Complexity of the Load\/Store Queue,\" in Proceedings of the 36th Annul IEEE\/ACM International Symposium on Microarchitecture, 2003, pp. 411--422."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.869367"},{"key":"e_1_3_2_1_10_1","volume-title":"A Fast Dynamic Compression scheme for Low-Latency On-Chip Address Buses,\" Proceedings of the 4th Workshop on Memory Performance Issues","author":"Liu J.","year":"2006","unstructured":"J. Liu , K. Sundaresan , and N. R. Mahapatra , \" A Fast Dynamic Compression scheme for Low-Latency On-Chip Address Buses,\" Proceedings of the 4th Workshop on Memory Performance Issues , 2006 . J. Liu, K. Sundaresan, and N. R. Mahapatra, \"A Fast Dynamic Compression scheme for Low-Latency On-Chip Address Buses,\" Proceedings of the 4th Workshop on Memory Performance Issues, 2006."},{"key":"e_1_3_2_1_11_1","volume-title":"SAMIE-LSQ: Set-Associative Multiple-Instruction Entry Load\/Store Queue,\" in 20th IEEE International Parallel and Distributed Processing Symposium","author":"Abella J.","year":"2006","unstructured":"J. Abella and A. Gonz\u00e1lez , \" SAMIE-LSQ: Set-Associative Multiple-Instruction Entry Load\/Store Queue,\" in 20th IEEE International Parallel and Distributed Processing Symposium , 2006 . J. Abella and A. Gonz\u00e1lez, \"SAMIE-LSQ: Set-Associative Multiple-Instruction Entry Load\/Store Queue,\" in 20th IEEE International Parallel and Distributed Processing Symposium, 2006."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864128"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.502.0287"},{"key":"e_1_3_2_1_14_1","first-page":"188","volume-title":"Scalable Hardware Memory Disambiguation for High ILP Processors,\" in Proceedings of the 36th Annul IEEE\/ACM International Symposium on Microarchitecture","author":"Sethumadhavan S.","year":"2003","unstructured":"S. Sethumadhavan , R. Desikan , D. Burger . C. R. Moore , and S. W. Keckler , \" Scalable Hardware Memory Disambiguation for High ILP Processors,\" in Proceedings of the 36th Annul IEEE\/ACM International Symposium on Microarchitecture , 2003 , pp. 188 -- 127 . S. Sethumadhavan, R. Desikan, D. Burger. C. R. Moore, and S. W. Keckler, \"Scalable Hardware Memory Disambiguation for High ILP Processors,\" in Proceedings of the 36th Annul IEEE\/ACM International Symposium on Microarchitecture, 2003, pp. 188--127."}],"event":{"name":"SAC '08: The 2008 ACM Symposium on Applied Computing","location":"Fortaleza, Ceara Brazil","acronym":"SAC '08","sponsor":["SIGAPP ACM Special Interest Group on Applied Computing"]},"container-title":["Proceedings of the 2008 ACM symposium on Applied computing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1363686.1364042","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1363686.1364042","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:38:56Z","timestamp":1750253936000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1363686.1364042"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,3,16]]},"references-count":12,"alternative-id":["10.1145\/1363686.1364042","10.1145\/1363686"],"URL":"https:\/\/doi.org\/10.1145\/1363686.1364042","relation":{},"subject":[],"published":{"date-parts":[[2008,3,16]]},"assertion":[{"value":"2008-03-16","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}