{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:35:40Z","timestamp":1750307740109,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":26,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,3,16]],"date-time":"2008-03-16T00:00:00Z","timestamp":1205625600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001868","name":"National Science Council Taiwan","doi-asserted-by":"publisher","award":["NSC 96-2221-E-006-19-MY3"],"award-info":[{"award-number":["NSC 96-2221-E-006-19-MY3"]}],"id":[{"id":"10.13039\/501100001868","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,3,16]]},"DOI":"10.1145\/1363686.1364043","type":"proceedings-article","created":{"date-parts":[[2008,4,29]],"date-time":"2008-04-29T13:04:11Z","timestamp":1209474251000},"page":"1528-1534","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["A hybrid software-based self-testing methodology for embedded processor"],"prefix":"10.1145","author":[{"given":"Tai-Hua","family":"Lu","sequence":"first","affiliation":[{"name":"National Cheng Kung University, Tainan, Taiwan"}]},{"given":"Chung-Ho","family":"Chen","sequence":"additional","affiliation":[{"name":"National Cheng Kung University, Tainan, Taiwan"}]},{"given":"Kuen-Jong","family":"Lee","sequence":"additional","affiliation":[{"name":"National Cheng Kung University, Tainan, Taiwan"}]}],"member":"320","published-online":{"date-parts":[[2008,3,16]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/787267.787966"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.68"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1980.1675602"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.1676471"},{"key":"e_1_3_2_1_5_1","first-page":"605","volume-title":"Design Automation Conference","author":"Lin C.-S.","year":"1988"},{"key":"e_1_3_2_1_6_1","first-page":"684","volume-title":"International Test Conference","author":"van de Goor A. J.","year":"1992"},{"key":"e_1_3_2_1_7_1","unstructured":"A. Paschalis D. Gizopoulos N. Kranitis M. Psarakis and Y. Zorian \"Deterministic Software-Based Self-Testing of Embedded Processor Cores \" Design Automation and Test in Europe 2001. A. Paschalis D. Gizopoulos N. Kranitis M. Psarakis and Y. Zorian \"Deterministic Software-Based Self-Testing of Embedded Processor Cores \" Design Automation and Test in Europe 2001."},{"key":"e_1_3_2_1_8_1","first-page":"990","article-title":"Native Mode Functional Test Generation for Processors with Applications to Self Test and Design Validation","author":"Shen J.","year":"1998","journal-title":"International Test Conference"},{"key":"e_1_3_2_1_9_1","unstructured":"N. Kranitis A. Paschalis D. Gizopoulos and Y. Zorian \"Effective Software Self-Test Methodology for Processor Cores \" Design Automation and Test in Europe 2002. N. Kranitis A. Paschalis D. Gizopoulos and Y. Zorian \"Effective Software Self-Test Methodology for Processor Cores \" Design Automation and Test in Europe 2002."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/882505.885087"},{"key":"e_1_3_2_1_11_1","first-page":"195","article-title":"A Genetic Algorithm-based System for Generating Test Programs for Microprocessor IP Cores","author":"Cormo F.","year":"2000","journal-title":"International Conference on Tools with Artificial Intelligence"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/523974.834828"},{"key":"e_1_3_2_1_13_1","first-page":"743","article-title":"A Novel Functional Test Generation Method for Processors using Commercial ATPG","author":"Tupuri R. S.","year":"1997","journal-title":"International Test Conference"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/309847.310018"},{"key":"e_1_3_2_1_15_1","first-page":"9","article-title":"A Novel Methodology for Hierarchical Test Generation using Functional Constraint Composition","author":"Vedula V. M.","year":"2000","journal-title":"High-Level Design Validation and Test Workshop"},{"key":"e_1_3_2_1_16_1","first-page":"73","volume-title":"International Test Conference (September","author":"Klug H.-P.","year":"1988"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","unstructured":"K. Batcher and C. Papachristou \"Instruction Randomization Self Test for Processor Cores \" the 17th IEEE VLSI Test Symposium 1999 pp. 34--40. K. Batcher and C. Papachristou \"Instruction Randomization Self Test for Processor Cores \" the 17 th IEEE VLSI Test Symposium 1999 pp. 34--40.","DOI":"10.1109\/VTEST.1999.766644"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.5555\/839297.843940"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"crossref","unstructured":"F. Corno M. Reorda G. Squillero and M. Violante \"On the Test of Microprocessor IP Cores \" Design Automation and Test in Europe 2001. F. Corno M. Reorda G. Squillero and M. Violante \"On the Test of Microprocessor IP Cores \" Design Automation and Test in Europe 2001.","DOI":"10.1109\/DATE.2001.915026"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"crossref","unstructured":"F. Corno G. Cumani M. Reorda and G. Squillero \"Fully Automatic Test Program Generation for Microprocessor Cores \" Design Automation and Test in Europe 2003. F. Corno G. Cumani M. Reorda and G. Squillero \"Fully Automatic Test Program Generation for Microprocessor Cores \" Design Automation and Test in Europe 2003.","DOI":"10.1145\/952532.952676"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.913755"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.839486(410) 24"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.893650"},{"key":"e_1_3_2_1_24_1","first-page":"0100E","author":"ARM Corporation","year":"2000","journal-title":"ARM DDI"},{"key":"e_1_3_2_1_25_1","first-page":"0184A","author":"ARM Corporation","year":"2000","journal-title":"ARM DDI"},{"volume-title":"3rd","year":"2005","author":"A.","key":"e_1_3_2_1_26_1"}],"event":{"name":"SAC '08: The 2008 ACM Symposium on Applied Computing","sponsor":["SIGAPP ACM Special Interest Group on Applied Computing"],"location":"Fortaleza, Ceara Brazil","acronym":"SAC '08"},"container-title":["Proceedings of the 2008 ACM symposium on Applied computing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1363686.1364043","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1363686.1364043","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:38:56Z","timestamp":1750253936000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1363686.1364043"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,3,16]]},"references-count":26,"alternative-id":["10.1145\/1363686.1364043","10.1145\/1363686"],"URL":"https:\/\/doi.org\/10.1145\/1363686.1364043","relation":{},"subject":[],"published":{"date-parts":[[2008,3,16]]},"assertion":[{"value":"2008-03-16","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}