{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:36:25Z","timestamp":1750307785633,"version":"3.41.0"},"reference-count":45,"publisher":"Association for Computing Machinery (ACM)","issue":"7","license":[{"start":{"date-parts":[[2008,7,1]],"date-time":"2008-07-01T00:00:00Z","timestamp":1214870400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["Commun. ACM"],"published-print":{"date-parts":[[2008,7]]},"abstract":"<jats:p>How changes in computer architecture are about to impact everyone in the IT business.<\/jats:p>","DOI":"10.1145\/1364782.1364799","type":"journal-article","created":{"date-parts":[[2008,6,24]],"date-time":"2008-06-24T12:48:51Z","timestamp":1214311731000},"page":"70-78","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["The revolution inside the box"],"prefix":"10.1145","volume":"51","author":[{"given":"Mark","family":"Oskin","sequence":"first","affiliation":[{"name":"University of Washington, Seattle"}]}],"member":"320","published-online":{"date-parts":[[2008,7]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/342001.339691"},{"key":"e_1_2_1_2_1","first-page":"196","article-title":"A reliable substrate for deep submicron microarchitecture design","volume":"00","author":"Austin T.M.","year":"1999","unstructured":"Austin , T.M. Diva : A reliable substrate for deep submicron microarchitecture design . Micro. 00 196 , 1999 . Austin, T.M. Diva: A reliable substrate for deep submicron microarchitecture design. Micro. 00 196, 1999.","journal-title":"Micro."},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/874076.876467"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.15"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/342001.339657"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.888701"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1273440.1250697"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10008"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/99.660313"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/514191.514197"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/290940.290962"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1028176.1006730"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859647"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/800046.801649"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.707614"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.962281"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/325096.325162"},{"key":"e_1_2_1_19_1","first-page":"192","article-title":"Flexram: Toward an advanced intelligent memory system","volume":"00","author":"Kang Y.","year":"1999","unstructured":"Kang , Y. , Huang , W. , Yoo , S.-M. , Keen , D. , Ge , Z. , Lam , V. , Torrellas , J. , and Pattnaik , P . Flexram: Toward an advanced intelligent memory system . ICCD 00 : 192 , 1999 . Kang, Y., Huang, W., Yoo, S.-M., Keen, D., Ge, Z., Lam, V., Torrellas, J., and Pattnaik, P. Flexram: Toward an advanced intelligent memory system. ICCD 00:192, 1999.","journal-title":"ICCD"},{"key":"e_1_2_1_20_1","volume-title":"Combined DRAM and logic chip for massively parallel systems. arvlsi 0:4","author":"Kogge P.","year":"1995","unstructured":"Kogge , P. , Sunaga , T. , Miyataka , H. , Kitamura , K. , and Retter , E . Combined DRAM and logic chip for massively parallel systems. arvlsi 0:4 , 1995 . Kogge, P., Sunaga, T., Miyataka, H., Kitamura, K., and Retter, E. Combined DRAM and logic chip for massively parallel systems. arvlsi 0:4, 1995."},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/139669.139702"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1196114"},{"key":"e_1_2_1_23_1","volume-title":"Cramming more components onto integrated circuits. Electronics (Apr","author":"Moore G.","year":"1965","unstructured":"Moore , G. Cramming more components onto integrated circuits. Electronics (Apr . 1965 ), 114--117. Moore, G. Cramming more components onto integrated circuits. Electronics (Apr. 1965), 114--117."},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.5555\/545215.545227"},{"key":"e_1_2_1_25_1","volume-title":"Proceedings of the 36th  Annual IEEE\/ACM International Symposium on Microarchitecture (Dec. 3--5","author":"Mukherjee S.","year":"2003","unstructured":"Mukherjee , S. , Weaver , C. , Emer , J. , Reinhardt , S. , and Austin , T ., A systematic methodology to compute the architectural vulnerability factors for a highperformance microprocessor . In Proceedings of the 36th Annual IEEE\/ACM International Symposium on Microarchitecture (Dec. 3--5 , 2003 ), 29--40. Mukherjee, S., Weaver, C., Emer, J., Reinhardt, S., and Austin, T., A systematic methodology to compute the architectural vulnerability factors for a highperformance microprocessor. In Proceedings of the 36th Annual IEEE\/ACM International Symposium on Microarchitecture (Dec. 3--5, 2003), 29--40."},{"key":"e_1_2_1_26_1","first-page":"51","article-title":"A design space evaluation of grid processor architectures. In Proceedings of the 34th  Annual ACM\/IEEE International Symposium on Microarchitecture. IEEE Computer Society","volume":"40","author":"Nagarajan R.","year":"2001","unstructured":"Nagarajan , R. , Sankaralingam , K. , Burger , D. , and Keckler , S.W . A design space evaluation of grid processor architectures. In Proceedings of the 34th Annual ACM\/IEEE International Symposium on Microarchitecture. IEEE Computer Society , Washington, D.C . 2001 , 40 -- 51 . Nagarajan, R., Sankaralingam, K., Burger, D., and Keckler, S.W. A design space evaluation of grid processor architectures. In Proceedings of the 34th Annual ACM\/IEEE International Symposium on Microarchitecture. IEEE Computer Society, Washington, D.C. 2001, 40--51.","journal-title":"Washington, D.C"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.335008"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/342001.339656"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/279361.279387"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/248209.237142"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.592312"},{"key":"e_1_2_1_33_1","volume-title":"The landscape of parallel computing research: A view from Berkeley","author":"Patterson D.","year":"2007","unstructured":"Patterson , D. , Keutzer , K. , Asanovic , K. , Yelick , K. , and Bodik , R . The landscape of parallel computing research: A view from Berkeley . 2007 . Patterson, D., Keutzer, K., Asanovic, K., Yelick, K., and Bodik, R. The landscape of parallel computing research: A view from Berkeley. 2007."},{"key":"e_1_2_1_34_1","volume-title":"New microarchitecure challenges in the coming generations of CMOS process technologies","author":"Pollack F.","year":"1999","unstructured":"Pollack , F. , Keynote : New microarchitecure challenges in the coming generations of CMOS process technologies , 1999 . Pollack, F., Keynote: New microarchitecure challenges in the coming generations of CMOS process technologies, 1999."},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"volume-title":"Wavescalar. In Proceedings of the 36th  Annual IEEE\/ ACM International Symposium on Microarchitecture. IEEE Computer Society, Washington, D.C., 291","author":"Swanson S.","key":"e_1_2_1_36_1","unstructured":"Swanson , S. , Michelson , K. , Schwerin , A. , and Oskin , M . Wavescalar. In Proceedings of the 36th Annual IEEE\/ ACM International Symposium on Microarchitecture. IEEE Computer Society, Washington, D.C., 291 . Swanson, S., Michelson, K., Schwerin, A., and Oskin, M. Wavescalar. In Proceedings of the 36th Annual IEEE\/ ACM International Symposium on Microarchitecture. IEEE Computer Society, Washington, D.C., 291."},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.997877"},{"key":"e_1_2_1_38_1","volume-title":"Multiple-banked register file architectures. isca 00:316","author":"Valero M.","year":"2000","unstructured":"Valero , M. , Gonzalez , A. , Topham , N.P. , and Cruz , C . Multiple-banked register file architectures. isca 00:316 , 2000 . Valero, M., Gonzalez, A., Topham, N.P., and Cruz, C. Multiple-banked register file architectures. isca 00:316, 2000."},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.5555\/545215.545226"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.39"},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859629"},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337436"},{"key":"e_1_2_1_43_1","unstructured":"http:\/\/www.news.com\/2100-1006 3-6119618.html.  http:\/\/www.news.com\/2100-1006 3-6119618.html."},{"key":"e_1_2_1_44_1","unstructured":"http:\/\/www.itrs.net\/.  http:\/\/www.itrs.net\/."},{"key":"e_1_2_1_45_1","unstructured":"http:\/\/pages.cs.wisc.edu\/markhill\/mp2001.html.  http:\/\/pages.cs.wisc.edu\/markhill\/mp2001.html."},{"key":"e_1_2_1_46_1","unstructured":"Personal communication with Burton Smith. Mark Oskin (oskin@cs.washington.edu) is an associate professor in the Department of Computer Science and Engineering at University of Washington Seattle.  Personal communication with Burton Smith. Mark Oskin (oskin@cs.washington.edu) is an associate professor in the Department of Computer Science and Engineering at University of Washington Seattle."}],"container-title":["Communications of the ACM"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1364782.1364799","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1364782.1364799","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:56:11Z","timestamp":1750254971000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1364782.1364799"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,7]]},"references-count":45,"journal-issue":{"issue":"7","published-print":{"date-parts":[[2008,7]]}},"alternative-id":["10.1145\/1364782.1364799"],"URL":"https:\/\/doi.org\/10.1145\/1364782.1364799","relation":{},"ISSN":["0001-0782","1557-7317"],"issn-type":[{"type":"print","value":"0001-0782"},{"type":"electronic","value":"1557-7317"}],"subject":[],"published":{"date-parts":[[2008,7]]},"assertion":[{"value":"2008-07-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}