{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:36:54Z","timestamp":1750307814873,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,5,4]],"date-time":"2008-05-04T00:00:00Z","timestamp":1209859200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,5,4]]},"DOI":"10.1145\/1366110.1366140","type":"proceedings-article","created":{"date-parts":[[2008,5,6]],"date-time":"2008-05-06T14:37:21Z","timestamp":1210084641000},"page":"119-122","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":9,"title":["A robust, fast pulsed flip-flop design"],"prefix":"10.1145","author":[{"given":"Arunprasad","family":"Venkatraman","sequence":"first","affiliation":[{"name":"Texas A&M University, College Station, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rajesh","family":"Garg","sequence":"additional","affiliation":[{"name":"Texas A&M University, College Station, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sunil P.","family":"Khatri","sequence":"additional","affiliation":[{"name":"Texas A&M University, College Station, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2008,5,4]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"CMOS\/BiCMOS ULSI:low voltage and low power","author":"Yeo R. S.","year":"2002","unstructured":"R. S. Yeo , K.S. and W. Goh , CMOS\/BiCMOS ULSI:low voltage and low power . Prentice Hall PTR , Upper Sadle River,NJ, 2002 . R. S. Yeo, K.S. and W. Goh, CMOS\/BiCMOS ULSI:low voltage and low power. Prentice Hall PTR, Upper Sadle River,NJ, 2002."},{"key":"e_1_3_2_1_2_1","volume-title":"Design of high performance microprocessor circuits","author":"Chandrakasan B. W.","year":"2001","unstructured":"B. W. Chandrakasan , A. and F. Fox , Design of high performance microprocessor circuits . IEEE press , Piscataway ,New Jersey, 2001 . B. W. Chandrakasan, A. and F. Fox, Design of high performance microprocessor circuits. IEEE press, Piscataway,New Jersey, 2001."},{"key":"e_1_3_2_1_3_1","first-page":"663","author":"Svensson L. D.","year":"1994","unstructured":"L. D. and C. Svensson , \"Power consumption estimation in CMOS VLSI chips,\" IEEE J. Solid-State Circuits , pp. 663 -- 670 , 1994 ,29(6). L. D. and C. Svensson, \"Power consumption estimation in CMOS VLSI chips,\" IEEE J. Solid-State Circuits, pp. 663--670, 1994,29(6).","journal-title":"Solid-State Circuits"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.668997"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"crossref","DOI":"10.1109\/9780470545058","volume-title":"Low power CMOS design","author":"Chandrakasan A.","year":"1998","unstructured":"A. Chandrakasan and Brodersen , Low power CMOS design . IEEE press , New York , 1998 . A. Chandrakasan and Brodersen, Low power CMOS design. IEEE press, New York, 1998."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"crossref","DOI":"10.1109\/9780470545058","volume-title":"Low power CMOS design","author":"Chandrakasan A.","year":"1998","unstructured":"A. Chandrakasan and Brodersen , Low power CMOS design . IEEE press , New York , 1998 . A. Chandrakasan and Brodersen, Low power CMOS design. IEEE press, New York, 1998."},{"key":"e_1_3_2_1_7_1","volume-title":"Principles of CMOS VLSI design: A systems perspective","author":"Weste N.","year":"2003","unstructured":"N. Weste and E. K. , Principles of CMOS VLSI design: A systems perspective . Prentice Hall , New Jersey \" 2003 ,2nd edition. N. Weste and E. K., Principles of CMOS VLSI design: A systems perspective. Prentice Hall , New Jersey \"2003,2nd edition."},{"key":"e_1_3_2_1_8_1","volume-title":"Digital Integrated Circuits: A Design Perspective","author":"Rabaey J.","year":"1996","unstructured":"J. Rabaey , Digital Integrated Circuits: A Design Perspective . Prentice Hall Electronics and VLSI Series , Prentice Hall , 1996 . J. Rabaey, Digital Integrated Circuits: A Design Perspective. Prentice Hall Electronics and VLSI Series, Prentice Hall, 1996."},{"key":"e_1_3_2_1_9_1","unstructured":"S. V and V.Oklobdizija. \"Comparative analysis of master-slave latches and flip-flops for high performance and low power systems \" IEEE jnl of Solid State Circuits pp. 636--548 April 1999.  S. V and V.Oklobdizija. \"Comparative analysis of master-slave latches and flip-flops for high performance and low power systems \" IEEE jnl of Solid State Circuits pp. 636--548 April 1999."},{"key":"e_1_3_2_1_10_1","first-page":"219","author":"Kim W.","year":"2002","unstructured":"W. Kim , D. Shin , H. Yun , J. Kim , and S. Min , \"Performance comparison of dynamic voltage scaling algorithms for hard real--time systems,\" in Proc. of IEEE Real--Time and Embedded Technology and Applications Symposium , pp. 219 --- 228 , 2002 . W. Kim, D. Shin, H. Yun, J. Kim, and S. Min, \"Performance comparison of dynamic voltage scaling algorithms for hard real--time systems,\" in Proc. of IEEE Real--Time and Embedded Technology and Applications Symposium, pp. 219---228, 2002.","journal-title":"of IEEE Real--Time and Embedded Technology and Applications Symposium"},{"key":"e_1_3_2_1_11_1","volume-title":"Low power and high speed explicit pulsed flip--flops,\" The 45th midwest Symp. on Circuits and Systems","author":"Zhao D. T.","year":"2002","unstructured":"D. T. Zhao , P. and M. Bayoumi , \" Low power and high speed explicit pulsed flip--flops,\" The 45th midwest Symp. on Circuits and Systems , Tulsa, OK, USA ,, Aug 2002 ,. D. T. Zhao, P. and M. Bayoumi, \"Low power and high speed explicit pulsed flip--flops,\" The 45th midwest Symp. on Circuits and Systems, Tulsa, OK, USA,, Aug 2002,."},{"key":"e_1_3_2_1_12_1","volume-title":"Circuits Devices and Syst.","volume":"153","author":"Phyu W.","year":"2006","unstructured":"W. M.W. Phyu and K.S.Yeo, \"Low--power\/high performance explicit--pulsed flip--flop using static latch and dynamic pulse generator,\" IEE Proc . Circuits Devices and Syst. , vol. 153 , June 2006 . W. M.W.Phyu and K.S.Yeo, \"Low--power\/high performance explicit--pulsed flip--flop using static latch and dynamic pulse generator,\" IEE Proc. Circuits Devices and Syst., vol. 153, June 2006."},{"key":"e_1_3_2_1_13_1","first-page":"138","volume-title":"a. H.Partovi, \"Flow through latch and edge triggered flip--flop hybrid elements,\" International solid state circuit conference Digest of technical papers","year":"1996","unstructured":"e. a. H.Partovi, \"Flow through latch and edge triggered flip--flop hybrid elements,\" International solid state circuit conference Digest of technical papers , pp. 138 --- 139 , February 1996 . e. a. H.Partovi, \"Flow through latch and edge triggered flip--flop hybrid elements,\" International solid state circuit conference Digest of technical papers, pp. 138---139, February 1996."},{"volume-title":"Electronics Research Lab, VLSI Research Lab","author":"Goel S.","key":"e_1_3_2_1_14_1","unstructured":"S. Goel and M. Bayoumi , \" Improved Hybrid Latch flip--flop for low--power VLSI systems,\" tech. rep ., Electronics Research Lab, VLSI Research Lab , Centre for Advanced Computer Studies , University of Lousiana at Lafayette. S. Goel and M. Bayoumi, \"Improved Hybrid Latch flip--flop for low--power VLSI systems,\" tech. rep., Electronics Research Lab, VLSI Research Lab, Centre for Advanced Computer Studies, University of Lousiana at Lafayette."},{"key":"e_1_3_2_1_15_1","first-page":"201","author":"Cao Y.","year":"2000","unstructured":"Y. Cao , T. Sato , D. Sylvester , M. Orshansky , and C. Hu , \"New paradigm of predictive MOSFET and interconnect modeling for early circuit design,\" in Proc. of IEEE Custom Integrated Circuit Conference , pp. 201 --- 204 , Jun 2000 .\\newblock http:\/\/www--device.eecs.berkeley.edu\/ ptm.\\endthebibliography Y. Cao, T. Sato, D. Sylvester, M. Orshansky, and C. Hu, \"New paradigm of predictive MOSFET and interconnect modeling for early circuit design,\" in Proc. of IEEE Custom Integrated Circuit Conference, pp. 201---204, Jun 2000.\\newblock http:\/\/www--device.eecs.berkeley.edu\/ ptm.\\endthebibliography","journal-title":"of IEEE Custom Integrated Circuit Conference"}],"event":{"name":"GLSVLSI08: Great Lakes Symposium on VLSI 2008","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Orlando Florida USA","acronym":"GLSVLSI08"},"container-title":["Proceedings of the 18th ACM Great Lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1366110.1366140","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1366110.1366140","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:57:40Z","timestamp":1750255060000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1366110.1366140"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,5,4]]},"references-count":15,"alternative-id":["10.1145\/1366110.1366140","10.1145\/1366110"],"URL":"https:\/\/doi.org\/10.1145\/1366110.1366140","relation":{},"subject":[],"published":{"date-parts":[[2008,5,4]]},"assertion":[{"value":"2008-05-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}