{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:47:54Z","timestamp":1773247674175,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,5,4]],"date-time":"2008-05-04T00:00:00Z","timestamp":1209859200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,5,4]]},"DOI":"10.1145\/1366110.1366143","type":"proceedings-article","created":{"date-parts":[[2008,5,6]],"date-time":"2008-05-06T14:37:21Z","timestamp":1210084641000},"page":"131-134","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":11,"title":["Recursion flattening"],"prefix":"10.1145","author":[{"given":"Greg","family":"Stitt","sequence":"first","affiliation":[{"name":"University of Florida, Gaineville, FL, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jason","family":"Villarreal","sequence":"additional","affiliation":[{"name":"University of California, Riverside, Riverside, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2008,5,4]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/828.1882"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"e_1_3_2_1_3_1","volume-title":"Int. Workshop On Applied Reconfigurable Computing (ARC","author":"Buyukkurt B. A.","year":"2006","unstructured":"Buyukkurt , B. A. , Guo , Z. , and Najjar , W . 2006. Impact of Loop Unrolling on Throughput, Area and Clock Frequency in ROCCC: C to VHDL Compiler for FPGAs , Int. Workshop On Applied Reconfigurable Computing (ARC 2006 ). Buyukkurt, B. A., Guo, Z., and Najjar, W. 2006. Impact of Loop Unrolling on Throughput, Area and Clock Frequency in ROCCC: C to VHDL Compiler for FPGAs, Int. Workshop On Applied Reconfigurable Computing (ARC 2006)."},{"key":"e_1_3_2_1_4_1","unstructured":"Cravotta R.. 2004. EDN hands-on project part 2: Automate your acceleration. Electronics Design Strategy News. http:\/\/www.edn.com\/index.asp?layout=article&articleid=CA484490  Cravotta R.. 2004. EDN hands-on project part 2: Automate your acceleration. Electronics Design Strategy News. http:\/\/www.edn.com\/index.asp?layout=article&articleid=CA484490"},{"key":"e_1_3_2_1_5_1","unstructured":"Celoxica. 2006. DK design suite. http:\/\/www.celoxica.com\/products\/dk\/default.asp.  Celoxica. 2006. DK design suite. http:\/\/www.celoxica.com\/products\/dk\/default.asp."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0743-1066(99)00006-0"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2004.06.007"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2006.134"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/360276.360326"},{"key":"e_1_3_2_1_10_1","first-page":"580","volume-title":"Proceedings of the Conference on Design, Automation and Test in Europe (DATE)","author":"Giusto P.","unstructured":"Giusto , P. , Martin , G. , and Harcourt , E . 2001. Reliable estimation of execution time of embedded software . In Proceedings of the Conference on Design, Automation and Test in Europe (DATE) , pp. 580 -- 589 . Giusto, P., Martin, G., and Harcourt, E. 2001. Reliable estimation of execution time of embedded software. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE), pp. 580--589."},{"key":"e_1_3_2_1_11_1","unstructured":"Grotker T. Liao S. Martin G. and Swan W. 2002. System design with SystemC. Springer.   Grotker T. Liao S. Martin G. and Swan W. 2002. System design with SystemC. Springer."},{"key":"e_1_3_2_1_12_1","volume-title":"Proceedings of International Conference on VLSI Design (VLSI).","author":"Gupta S.","unstructured":"Gupta , S. , Dutt , N.D. , Gupta , R.K. , and Nicolau , A . 2003. SPARK: a high-level synthesis framework for applying parallelizing compiler transformations . In Proceedings of International Conference on VLSI Design (VLSI). Gupta, S., Dutt, N.D., Gupta, R.K., and Nicolau, A. 2003. SPARK: a high-level synthesis framework for applying parallelizing compiler transformations. In Proceedings of International Conference on VLSI Design (VLSI)."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/328690.328700"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/266021.266052"},{"key":"e_1_3_2_1_15_1","unstructured":"Mentor Graphics Corp. 2006. Catapult C synthesis. http:\/\/www.mentor.com\/products\/c-based_design\/catapult_c_synthesis\/index.cfm.  Mentor Graphics Corp. 2006. Catapult C synthesis. http:\/\/www.mentor.com\/products\/c-based_design\/catapult_c_synthesis\/index.cfm."},{"key":"e_1_3_2_1_16_1","first-page":"34","volume-title":"Proceedings of the International Workshop on Languages and Compilers for Parallel Computing (LCPC)","author":"Rugina R.","unstructured":"Rugina , R. and Rinard , M . 2002. Recursion unrolling for divide and conquer programs . In Proceedings of the International Workshop on Languages and Compilers for Parallel Computing (LCPC) , pp. 34 -- 48 . Rugina, R. and Rinard, M. 2002. Recursion unrolling for divide and conquer programs. In Proceedings of the International Workshop on Languages and Compilers for Parallel Computing (LCPC), pp. 34--48."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1289816.1289841"},{"key":"e_1_3_2_1_18_1","volume-title":"Technical Report","author":"Stitt G.","year":"2008","unstructured":"Stitt , G. and Villarreal , J . 2008. Recursion flattening . Technical Report , February 2008 . University of Florida. Stitt, G. and Villarreal, J. 2008. Recursion flattening. Technical Report, February 2008. University of Florida."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1185448.1185574"}],"event":{"name":"GLSVLSI08: Great Lakes Symposium on VLSI 2008","location":"Orlando Florida USA","acronym":"GLSVLSI08","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 18th ACM Great Lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1366110.1366143","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1366110.1366143","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:57:40Z","timestamp":1750255060000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1366110.1366143"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,5,4]]},"references-count":19,"alternative-id":["10.1145\/1366110.1366143","10.1145\/1366110"],"URL":"https:\/\/doi.org\/10.1145\/1366110.1366143","relation":{},"subject":[],"published":{"date-parts":[[2008,5,4]]},"assertion":[{"value":"2008-05-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}