{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:36:54Z","timestamp":1750307814711,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":11,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,5,4]],"date-time":"2008-05-04T00:00:00Z","timestamp":1209859200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,5,4]]},"DOI":"10.1145\/1366110.1366148","type":"proceedings-article","created":{"date-parts":[[2008,5,6]],"date-time":"2008-05-06T14:37:21Z","timestamp":1210084641000},"page":"151-154","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Impact of dummy filling techniques on interconnect capacitance and planarization in nano-scale process technology"],"prefix":"10.1145","author":[{"given":"Arthur","family":"Nieuwoudt","sequence":"first","affiliation":[{"name":"Rice University, Houston, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jamil","family":"Kawa","sequence":"additional","affiliation":[{"name":"Synopsys, Inc., Mountain View, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yehia","family":"Massoud","sequence":"additional","affiliation":[{"name":"Rice University, Houston, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2008,5,4]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"845","article-title":"EDA Challenges in Nano-scale Technology","author":"Kawa J.","year":"2006","unstructured":"J. Kawa , C. Chiang , and R. Camposano , \" EDA Challenges in Nano-scale Technology ,\" in Proc. IEEE CICC , 2006 , pp. 845 -- 851 . J. Kawa, C. Chiang, and R. Camposano, \"EDA Challenges in Nano-scale Technology,\" in Proc. IEEE CICC, 2006, pp. 845--851.","journal-title":"Proc. IEEE"},{"key":"e_1_3_2_1_2_1","first-page":"133","article-title":"A Layout Dependent Full-Chip Copper Electroplating Topography Model","author":"Luo J.","year":"2005","unstructured":"J. Luo , Q. Su , C. Chiang , and J. Kawa , \" A Layout Dependent Full-Chip Copper Electroplating Topography Model ,\" in Proc. IEEE\/ACM ICCAD , 2005 , pp. 133 -- 140 . J. Luo, Q. Su, C. Chiang, and J. Kawa, \"A Layout Dependent Full-Chip Copper Electroplating Topography Model,\" in Proc. IEEE\/ACM ICCAD, 2005, pp. 133--140.","journal-title":"Proc. IEEE\/ACM ICCAD"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/16.661228"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.126"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358028"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2005.47"},{"key":"e_1_3_2_1_7_1","first-page":"485","article-title":"Efficient Capacitance Extraction Method for Interconnects with Dummy Fills","author":"Kurokawa A.","year":"2004","unstructured":"A. Kurokawa , \" Efficient Capacitance Extraction Method for Interconnects with Dummy Fills ,\" in Proc. CICC , 2004 , pp. 485 -- 488 . A. Kurokawa et al., \"Efficient Capacitance Extraction Method for Interconnects with Dummy Fills,\" in Proc. CICC, 2004, pp. 485--488.","journal-title":"Proc."},{"key":"e_1_3_2_1_8_1","first-page":"373","volume-title":"ISQED","author":"Lee W.-S.","year":"2003","unstructured":"W.-S. Lee Deviation due to Metal-Fills and the Effective Interconnect Geometry Modeling,\" in Proc . ISQED , 2003 , pp. 373 -- 376 . W.-S. Lee et al., \"Investigation of the Capacitance Deviation due to Metal-Fills and the Effective Interconnect Geometry Modeling,\" in Proc. ISQED, 2003, pp. 373--376."},{"key":"e_1_3_2_1_9_1","first-page":"31.3.1","volume-title":"IEEE IEDM","author":"Lee K.-H.","year":"2001","unstructured":"K.-H. Lee : From Feature Scale Analysis to Full-Chip RC Extraction,\" in Proc . IEEE IEDM , 2001 , pp. 31.3.1 -- 31.3.4 . K.-H. Lee et al., \"Analyzing the Effects of Floating Dummy-Fills: From Feature Scale Analysis to Full-Chip RC Extraction,\" in Proc. IEEE IEDM, 2001, pp. 31.3.1--31.3.4."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.357783"},{"key":"e_1_3_2_1_11_1","volume-title":"ISQED","author":"Nieuwoudt A.","year":"2008","unstructured":"A. Nieuwoudt , J. Kawa , and Y. Massoud , \" Investigating the Impact of Fill Metal on Crosstalk-Induced Delay and Noise,\" in Proc . ISQED , 2008 . A. Nieuwoudt, J. Kawa, and Y. Massoud, \"Investigating the Impact of Fill Metal on Crosstalk-Induced Delay and Noise,\" in Proc. ISQED, 2008."}],"event":{"name":"GLSVLSI08: Great Lakes Symposium on VLSI 2008","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Orlando Florida USA","acronym":"GLSVLSI08"},"container-title":["Proceedings of the 18th ACM Great Lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1366110.1366148","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1366110.1366148","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:57:40Z","timestamp":1750255060000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1366110.1366148"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,5,4]]},"references-count":11,"alternative-id":["10.1145\/1366110.1366148","10.1145\/1366110"],"URL":"https:\/\/doi.org\/10.1145\/1366110.1366148","relation":{},"subject":[],"published":{"date-parts":[[2008,5,4]]},"assertion":[{"value":"2008-05-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}