{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,20]],"date-time":"2026-02-20T18:55:42Z","timestamp":1771613742950,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,5,4]],"date-time":"2008-05-04T00:00:00Z","timestamp":1209859200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,5,4]]},"DOI":"10.1145\/1366110.1366185","type":"proceedings-article","created":{"date-parts":[[2008,5,6]],"date-time":"2008-05-06T14:37:21Z","timestamp":1210084641000},"page":"315-320","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":11,"title":["A lithography-friendly structured ASIC design approach"],"prefix":"10.1145","author":[{"given":"Salman","family":"Gopalani","sequence":"first","affiliation":[{"name":"National Instruments, Austin, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rajesh","family":"Garg","sequence":"additional","affiliation":[{"name":"Texas A&M University, College Station, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sunil P.","family":"Khatri","sequence":"additional","affiliation":[{"name":"Texas A&M University, College Station, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mosong","family":"Cheng","sequence":"additional","affiliation":[{"name":"Texas A&M University, College Station, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2008,5,4]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"\"Sematech Annual Report.\" http:\/\/www.sematech.org\/public\/ corporate\/annrpt\/annrpt02\/pdf\/mask.pdf 2002.  \"Sematech Annual Report.\" http:\/\/www.sematech.org\/public\/ corporate\/annrpt\/annrpt02\/pdf\/mask.pdf 2002."},{"key":"e_1_3_2_1_2_1","volume-title":"Design Automation Conference","author":"Vincentelli A.","year":"2003","unstructured":"A. Sangiovanni-- Vincentelli , \"The tides of EDA.\" Keynote Talk , Design Automation Conference , June 2003 . A. Sangiovanni--Vincentelli, \"The tides of EDA.\" Keynote Talk, Design Automation Conference, June 2003."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.850834"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.130"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147111"},{"key":"e_1_3_2_1_6_1","unstructured":"\"The International Technology Roadmap for Semiconductors.\" http:\/\/public.itrs.net\/ 2003.  \"The International Technology Roadmap for Semiconductors.\" http:\/\/public.itrs.net\/ 2003."},{"key":"e_1_3_2_1_7_1","volume-title":"Digital Integrated Circuits: A Design Perspective","author":"Rabaey J.","year":"1996","unstructured":"J. Rabaey , Digital Integrated Circuits: A Design Perspective . Prentice Hall Electronics and VLSI Series , Prentice Hall , 1996 . J. Rabaey, Digital Integrated Circuits: A Design Perspective. Prentice Hall Electronics and VLSI Series, Prentice Hall, 1996."},{"key":"e_1_3_2_1_8_1","first-page":"1787","volume-title":"A structured ASIC design approach using pass transistor logic.,\" in ISCAS","author":"Gulati K.","year":"2007","unstructured":"K. Gulati , N. Jayakumar , and S. P. Khatri , \" A structured ASIC design approach using pass transistor logic.,\" in ISCAS , pp. 1787 -- 1790 , IEEE , 2007 . K. Gulati, N. Jayakumar, and S. P. Khatri, \"A structured ASIC design approach using pass transistor logic.,\" in ISCAS, pp. 1787--1790, IEEE, 2007."},{"key":"e_1_3_2_1_9_1","first-page":"258","article-title":"A CMOS 12K gate--array with flexible 10Kb memory","author":"Takechi M.","year":"1984","unstructured":"M. Takechi , K. Ikuzaki , T. Itoh , and M. Fujita , \" A CMOS 12K gate--array with flexible 10Kb memory ,\" in Proceedings of the ISSCC , pp. 258 -- 259 , Feb 1984 . M. Takechi, K. Ikuzaki, T. Itoh, and M. Fujita, \"A CMOS 12K gate--array with flexible 10Kb memory,\" in Proceedings of the ISSCC, pp. 258--259, Feb 1984.","journal-title":"Proceedings of the ISSCC"},{"key":"e_1_3_2_1_10_1","first-page":"260","article-title":"A sub--nanosecond 8K--gate CMOS\/SOS gate array","author":"Tanaka S.","year":"1984","unstructured":"S. Tanaka , J. Iwamura , J. Ohno , M. Maeguchi , H. Tango , and K. Doi , \" A sub--nanosecond 8K--gate CMOS\/SOS gate array ,\" in Proceedings of the ISSCC , pp. 260 -- 261 , Feb 1984 . S. Tanaka, J. Iwamura, J. Ohno, M. Maeguchi, H. Tango, and K. Doi, \"A sub--nanosecond 8K--gate CMOS\/SOS gate array,\" in Proceedings of the ISSCC, pp. 260--261, Feb 1984.","journal-title":"Proceedings of the ISSCC"},{"key":"e_1_3_2_1_11_1","volume-title":"Mar","author":"Koorapaty A.","year":"2003","unstructured":"A. Koorapaty , V. Chandra , K. Y. TONG, C. Patel , L. Pillegi , and H. Schmit , \" Heterogeneous programmable logic block architectures,\" in Design Automation and Test in Europe Conference , Mar 2003 . A. Koorapaty, V. Chandra, K. Y. TONG, C. Patel, L. Pillegi, and H. Schmit, \"Heterogeneous programmable logic block architectures,\" in Design Automation and Test in Europe Conference, Mar 2003."},{"key":"e_1_3_2_1_12_1","volume-title":"Sep","author":"Koorapaty A.","year":"2003","unstructured":"A. Koorapaty , L. Pillegi , and H. Schmit , \" Heterogeneous logic block architectures for via--patterned programmable fabrics,\" in 13th International Conference on Field Programmable Logic and Applications , Sep 2003 . A. Koorapaty, L. Pillegi, and H. Schmit, \"Heterogeneous logic block architectures for via--patterned programmable fabrics,\" in 13th International Conference on Field Programmable Logic and Applications, Sep 2003."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/968878.969077"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382645"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.776031"},{"key":"e_1_3_2_1_18_1","unstructured":"Cadence Design Systems Inc. 555 River Oaks Parkway San Jose CA 95134 USA Envisia Silicon Ensemble Place--and--route Reference Nov 1999.  Cadence Design Systems Inc. 555 River Oaks Parkway San Jose CA 95134 USA Envisia Silicon Ensemble Place--and--route Reference Nov 1999."},{"key":"e_1_3_2_1_19_1","first-page":"167","volume-title":"Logic Synthesis and Optimization, ch. Delay Models and Exact Timing Analysis","author":"McGeer P.","year":"1993","unstructured":"P. McGeer , A. Saldanha , R. Brayton , and A. Sangiovanni-- Vincentelli , Logic Synthesis and Optimization, ch. Delay Models and Exact Timing Analysis , pp. 167 -- 189 . Kluwer Academic Publishers , 1993 . P. McGeer, A. Saldanha, R. Brayton, and A. Sangiovanni--Vincentelli, Logic Synthesis and Optimization, ch. Delay Models and Exact Timing Analysis, pp. 167--189. Kluwer Academic Publishers, 1993."},{"key":"e_1_3_2_1_20_1","volume-title":"A probabilistic method to determine the minimum leakage vector for combinational designs,\" in ISCAS","author":"Gulati K.","year":"2006","unstructured":"K. Gulati , N. Jayakumar , and S. P. Khatri , \" A probabilistic method to determine the minimum leakage vector for combinational designs,\" in ISCAS , 2006 . K. Gulati, N. Jayakumar, and S. P. Khatri, \"A probabilistic method to determine the minimum leakage vector for combinational designs,\" in ISCAS, 2006."},{"key":"e_1_3_2_1_21_1","first-page":"201","volume-title":"New paradigm of predictive MOSFET and interconnect modeling for early circuit design,\" in Proc. of IEEE Custom Integrated Circuit Conference","author":"Cao Y.","year":"2000","unstructured":"Y. Cao , T. Sato , D. Sylvester , M. Orshansky , and C. Hu , \" New paradigm of predictive MOSFET and interconnect modeling for early circuit design,\" in Proc. of IEEE Custom Integrated Circuit Conference , pp. 201 -- 204 , Jun 2000 . http:\/\/www-device.eecs.berkeley.edu\/ptm. Y. Cao, T. Sato, D. Sylvester, M. Orshansky, and C. Hu, \"New paradigm of predictive MOSFET and interconnect modeling for early circuit design,\" in Proc. of IEEE Custom Integrated Circuit Conference, pp. 201--204, Jun 2000. http:\/\/www-device.eecs.berkeley.edu\/ptm."}],"event":{"name":"GLSVLSI08: Great Lakes Symposium on VLSI 2008","location":"Orlando Florida USA","acronym":"GLSVLSI08","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 18th ACM Great Lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1366110.1366185","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1366110.1366185","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:56:29Z","timestamp":1750254989000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1366110.1366185"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,5,4]]},"references-count":19,"alternative-id":["10.1145\/1366110.1366185","10.1145\/1366110"],"URL":"https:\/\/doi.org\/10.1145\/1366110.1366185","relation":{},"subject":[],"published":{"date-parts":[[2008,5,4]]},"assertion":[{"value":"2008-05-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}