{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:10:55Z","timestamp":1763467855456,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,5,4]],"date-time":"2008-05-04T00:00:00Z","timestamp":1209859200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,5,4]]},"DOI":"10.1145\/1366110.1366191","type":"proceedings-article","created":{"date-parts":[[2008,5,6]],"date-time":"2008-05-06T14:37:21Z","timestamp":1210084641000},"page":"343-346","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":18,"title":["Mesh-of-tree deterministic routing for network-on-chip architecture"],"prefix":"10.1145","author":[{"given":"Santanu","family":"Kundu","sequence":"first","affiliation":[{"name":"Indian Institute of Technology, Kharagpur, Kharagpur, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Santanu","family":"Chattopadhyay","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology, Kharagpur, Kharagpur, India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2008,5,4]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"e_1_3_2_1_3_1","first-page":"117","volume-title":"Proc. of ISVLSI","author":"Kumar S.","year":"2002","unstructured":"S. Kumar A Network on Chip Architecture and Design Methodology\" , Proc. of ISVLSI , pp. 117 -- 124 , 2002 . S. Kumar et al, \"A Network on Chip Architecture and Design Methodology\", Proc. of ISVLSI, pp. 117--124, 2002."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01660031"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1093\/ietfec\/e88-a.12.3531"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/343647.343776"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.1044298"},{"key":"e_1_3_2_1_8_1","first-page":"304","volume-title":"Proc. Third IEEE Int?l Workshop System-on-Chip for real time Applications","year":"2003","unstructured":"Pande Interconnect for future SoCs \", Proc. Third IEEE Int?l Workshop System-on-Chip for real time Applications , pp. 304 -- 310 , 2003 . Pande et al., \"High-Throughput Switch-based Interconnect for future SoCs\", Proc. Third IEEE Int?l Workshop System-on-Chip for real time Applications, pp. 304--310, 2003."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.134"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2006.6"},{"key":"e_1_3_2_1_11_1","volume-title":"Arrays-Trees-Hypercubes","author":"Leighton F. T.","year":"1992","unstructured":"F. T. Leighton , \"Introduction to Parallel Algorithms and Architectures : Arrays-Trees-Hypercubes \", Morgan Kaufmann Publishers , San Mateo, CA , 1992 . F. T. Leighton, \"Introduction to Parallel Algorithms and Architectures: Arrays-Trees-Hypercubes\", Morgan Kaufmann Publishers, San Mateo, CA, 1992."},{"key":"e_1_3_2_1_12_1","unstructured":"Interconnection Network architectures Jan 2001 pp. 26--49. www.wellesley.edu\/cs\/courses\/cs331\/notes\/notesnetworks.pdf  Interconnection Network architectures Jan 2001 pp. 26--49. www.wellesley.edu\/cs\/courses\/cs331\/notes\/notesnetworks.pdf"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/942808.943980"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/325164.325115"},{"key":"e_1_3_2_1_15_1","volume-title":"IEEE International Symposium on Integrated Circuits (ISIC)","author":"Kundu S.","year":"2007","unstructured":"S. Kundu , IEEE International Symposium on Integrated Circuits (ISIC) , Singapore , 2007 . S. Kundu et al., \"Interfacing Cores and Routers in Network-on-Chip Using GALS\", IEEE International Symposium on Integrated Circuits (ISIC), Singapore, 2007."}],"event":{"name":"GLSVLSI08: Great Lakes Symposium on VLSI 2008","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Orlando Florida USA","acronym":"GLSVLSI08"},"container-title":["Proceedings of the 18th ACM Great Lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1366110.1366191","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1366110.1366191","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:56:29Z","timestamp":1750254989000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1366110.1366191"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,5,4]]},"references-count":15,"alternative-id":["10.1145\/1366110.1366191","10.1145\/1366110"],"URL":"https:\/\/doi.org\/10.1145\/1366110.1366191","relation":{},"subject":[],"published":{"date-parts":[[2008,5,4]]},"assertion":[{"value":"2008-05-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}