{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:36:39Z","timestamp":1750307799049,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":16,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,5,4]],"date-time":"2008-05-04T00:00:00Z","timestamp":1209859200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,5,4]]},"DOI":"10.1145\/1366110.1366207","type":"proceedings-article","created":{"date-parts":[[2008,5,6]],"date-time":"2008-05-06T14:37:21Z","timestamp":1210084641000},"page":"407-410","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Simple and accurate method for fast static currentestimation in cmos complex gates with interaction ofleakage mechanisms"],"prefix":"10.1145","author":[{"given":"Paulo F.","family":"Butzen","sequence":"first","affiliation":[{"name":"UFRGS, Porto Alegre, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Leomar S.","family":"Rosa Jr.","sequence":"additional","affiliation":[{"name":"UFRGS, Porto Alegre, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Erasmo J.D.","family":"Chiappetta Filho","sequence":"additional","affiliation":[{"name":"UFRGS, Porto Alegre, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dionatan S.","family":"Moura","sequence":"additional","affiliation":[{"name":"UFRGS, Porto Alegre, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andre I.","family":"Reis","sequence":"additional","affiliation":[{"name":"Nangate, Menlo Park, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Renato P.","family":"Ribas","sequence":"additional","affiliation":[{"name":"UFRGS, Porto Alegre, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2008,5,4]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.808156"},{"key":"e_1_3_2_1_2_1","unstructured":"International Technology Roadmap for Semiconductors 2004 Edition. Available at http:\/\/public.itrs.net.  International Technology Roadmap for Semiconductors 2004 Edition. Available at http:\/\/public.itrs.net."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.509853"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871533"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2005.41"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1228784.1228852"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.32"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.842810"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/280756.280917"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775877"},{"key":"e_1_3_2_1_11_1","first-page":"287","volume-title":"ISQED","author":"Lee D.","year":"2003","unstructured":"D. Lee , W. Kwong , D. Blaauw and D. Sylvester , \" Simultaneous Subthreshold and Gate-Oxide Tunneling Leakage Current Analysis in Nanometer CMOS Design \". ISQED 2003 , pp. 287 -- 292 . D. Lee, W. Kwong, D. Blaauw and D. Sylvester, \"Simultaneous Subthreshold and Gate-Oxide Tunneling Leakage Current Analysis in Nanometer CMOS Design\". ISQED 2003, pp. 287--292."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2004.1329267"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052773"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/AICCSA.2006.205099"},{"key":"e_1_3_2_1_15_1","unstructured":"Berkeley Predictive Technology Model. Available at http:\/\/www-device.eecs.berkeley.edu\/~ptm.  Berkeley Predictive Technology Model. Available at http:\/\/www-device.eecs.berkeley.edu\/~ptm."},{"key":"e_1_3_2_1_16_1","first-page":"695","volume-title":"ISCAS","author":"Brglez F.","year":"1985","unstructured":"F. Brglez , H. Fujiwara . \" A Neutral Netlist of 1 0 Combinatorial Benchmark Circuits\". ISCAS 1985 , pp. 695 -- 698 . F. Brglez, H. Fujiwara. \"A Neutral Netlist of 10 Combinatorial Benchmark Circuits\". ISCAS 1985, pp. 695--98."}],"event":{"name":"GLSVLSI08: Great Lakes Symposium on VLSI 2008","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Orlando Florida USA","acronym":"GLSVLSI08"},"container-title":["Proceedings of the 18th ACM Great Lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1366110.1366207","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1366110.1366207","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:56:29Z","timestamp":1750254989000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1366110.1366207"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,5,4]]},"references-count":16,"alternative-id":["10.1145\/1366110.1366207","10.1145\/1366110"],"URL":"https:\/\/doi.org\/10.1145\/1366110.1366207","relation":{},"subject":[],"published":{"date-parts":[[2008,5,4]]},"assertion":[{"value":"2008-05-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}