{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:36:40Z","timestamp":1750307800076,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,5,5]],"date-time":"2008-05-05T00:00:00Z","timestamp":1209945600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,5,5]]},"DOI":"10.1145\/1366230.1366247","type":"proceedings-article","created":{"date-parts":[[2008,5,6]],"date-time":"2008-05-06T14:37:21Z","timestamp":1210084641000},"page":"105-106","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["A multi-mode video-stream processor with cyclically reconfigurable architecture"],"prefix":"10.1145","author":[{"given":"Valeri","family":"Kirischian","sequence":"first","affiliation":[{"name":"Ryerson University, Toronto, ON, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vadim","family":"Geurkov","sequence":"additional","affiliation":[{"name":"Ryerson University, Toronto, ON, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lev","family":"Kirischian","sequence":"additional","affiliation":[{"name":"Ryerson University, Toronto, ON, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2008,5,5]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-8191(02)00107-2"},{"key":"e_1_3_2_1_2_1","first-page":"22","volume-title":"PACT'98","author":"Kaul M.","year":"1998","unstructured":"M. Kaul , R. Vemuri , S. Govindarajan , I. Ouaiss \" An Automated Temporal Partitioing Tool for a class DSP application\", s.l . PACT'98 , pp 22 -- 28 , 1998 . M. Kaul, R. Vemuri, S. Govindarajan, I. Ouaiss \"An Automated Temporal Partitioing Tool for a class DSP application\", s.l. PACT'98, pp 22--28, 1998."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"crossref","unstructured":"A. Alsolaim J. Starzuk J. Becker M. Glesner. p 205 Architecture and Application of a Dynamically Reconfigurable Hardware Array for Futures Mobile Communication Systems 10.5555\/795659.795912","DOI":"10.1109\/FPGA.2000.903407"},{"key":"e_1_3_2_1_4_1","first-page":"34","volume-title":"Proceedings PACT'98","author":"Singh H.","year":"1998","unstructured":"H. Singh , M-H. Lee , G. Lu , F. J. Kurdahi and N. Bagherzadeh , \" MorophoSys: A Reconfigurable Architecture for Multimedia Applications \", Proceedings PACT'98 , pp. 34 -- 39 , Paris, France , 1998 . H. Singh, M-H. Lee, G. Lu, F. J. Kurdahi and N. Bagherzadeh, \"MorophoSys: A Reconfigurable Architecture for Multimedia Applications\", Proceedings PACT'98, pp. 34--39, Paris, France, 1998."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0141-9331(02)00102-3"},{"key":"e_1_3_2_1_6_1","volume-title":"A Run-Time Reconfigurable Engine for Image Interpolation\", s.l.: IEEE Symposium on FPGAs for Custom Computing Machines","author":"Hudson R.D.","year":"1998","unstructured":"R.D. Hudson , D.I. Lehn and P.M. Athans , \" A Run-Time Reconfigurable Engine for Image Interpolation\", s.l.: IEEE Symposium on FPGAs for Custom Computing Machines , 1998 . R.D. Hudson, D.I. Lehn and P.M. Athans, \"A Run-Time Reconfigurable Engine for Image Interpolation\", s.l.: IEEE Symposium on FPGAs for Custom Computing Machines, 1998."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.839324"},{"key":"e_1_3_2_1_8_1","first-page":"642","volume-title":"a visionary Retrospective\", s.l.: Proceedings of the conference on Design","author":"Reconfigurable Computing A","year":"2001","unstructured":"Hartenstein, Reiner, \" A decade of Reconfigurable Computing : a visionary Retrospective\", s.l.: Proceedings of the conference on Design , pp. 642 -- 649 , 2001 . 20. Hartenstein, Reiner, \"A decade of Reconfigurable Computing: a visionary Retrospective\", s.l.: Proceedings of the conference on Design, pp. 642--649, 2001. 20."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.rti.2003.07.001"},{"key":"e_1_3_2_1_10_1","volume-title":"August","author":"Mehdipour F.","year":"2006","unstructured":"F. Mehdipour , M. S. Zamani and H. Reza , \" Reducing Reconfiguration Time of Reconfigurable Computing System in Integraded Temporal Partitioining and Physical Design\", s.l.: Procs of IPDPS-PDSEC'06 , August 2006 . F. Mehdipour, M. S. Zamani and H. Reza, \"Reducing Reconfiguration Time of Reconfigurable Computing System in Integraded Temporal Partitioining and Physical Design\", s.l.: Procs of IPDPS-PDSEC'06, August 2006."},{"key":"e_1_3_2_1_11_1","volume-title":"Symposium on FPGAs for Custom Computing Machines","author":"Karthikeya M.","year":"1998","unstructured":"M. Karthikeya , G. Purna , D. Bhatia , \" Temporal Partitioing and Scheduling for Reconfigurable Computing\". s.l. : Proceedings of FCCM: IEEE. p. 329 , Symposium on FPGAs for Custom Computing Machines , 1998 . M. Karthikeya, G. Purna, D. Bhatia, \"Temporal Partitioing and Scheduling for Reconfigurable Computing\". s.l.: Proceedings of FCCM: IEEE. p. 329, Symposium on FPGAs for Custom Computing Machines, 1998."},{"key":"e_1_3_2_1_12_1","article-title":"A Multi-Context FPGA Using Floating-Gate-MOS Functional Pass-Gates","volume":"89","author":"Masanori H.","year":"2006","unstructured":"H. Masanori , O. Sho , K. Michitaka , Sendaishi , \" A Multi-Context FPGA Using Floating-Gate-MOS Functional Pass-Gates \" ., s.l.: IEICE Trans Electron , 2006 , Vols. E89 -C. H. Masanori, O. Sho, K. Michitaka, Sendaishi, \"A Multi-Context FPGA Using Floating-Gate-MOS Functional Pass-Gates\"., s.l.: IEICE Trans Electron, 2006, Vols. E89-C.","journal-title":"., s.l.: IEICE Trans Electron"},{"key":"e_1_3_2_1_13_1","volume-title":"Proceedings. IEEE Computer Society Annual Symposium","author":"Ciccarelli A.","year":"2003","unstructured":"Lodi, A. Ciccarelli , L. Cappelli , A. Carnpi , F. Toma , M, \"Decoder-based multi-context interconnect architecture\", s.l.: VLSI, 2003 . Proceedings. IEEE Computer Society Annual Symposium , Feb. 2003 . Lodi, A. Ciccarelli, L. Cappelli, A. Carnpi, F. Toma, M, \"Decoder-based multi-context interconnect architecture\", s.l.: VLSI, 2003. Proceedings. IEEE Computer Society Annual Symposium, Feb. 2003."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.112"},{"key":"e_1_3_2_1_15_1","volume-title":"s.l.: FPL","author":"Danne K.","year":"2006","unstructured":"K. Danne , R. Muhlenbernd , M. Platzner , \" Executing Hardware Tasks on Dynamically Reconfigurable Devices Under Real-Time Conditions\" , s.l.: FPL , 2006 , Vol. In proceedings. K. Danne, R. Muhlenbernd, M. Platzner, \"Executing Hardware Tasks on Dynamically Reconfigurable Devices Under Real-Time Conditions\", s.l.: FPL, 2006, Vol. In proceedings."},{"key":"e_1_3_2_1_16_1","volume-title":"October","author":"Ueda I.","year":"2006","unstructured":"Taniguchi, I. Ueda , K. Sakanushi , K. Takeuchi , Y. Imai , \" Task Partitioning Oriented Architecture Exploration Method for Dynamic Reconfigurable Architectures\" , s.l.: IFIP , October 2006 . Taniguchi, I. Ueda, K. Sakanushi, K. Takeuchi, Y. Imai, \"Task Partitioning Oriented Architecture Exploration Method for Dynamic Reconfigurable Architectures\", s.l.: IFIP, October 2006."},{"key":"e_1_3_2_1_17_1","unstructured":"Micheli De Giovani \"Synthesis and Optimization of Digital Circuits\". p579 s.l. Ch 4 McGrow-Hill 1994. Micheli De Giovani \"Synthesis and Optimization of Digital Circuits\". p579 s.l. Ch 4 McGrow-Hill 1994."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2007.04.001"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.compeleceng.2007.02.005"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2006.04.004"}],"event":{"name":"CF '08: Computing Frontiers Conference","sponsor":["ACM Association for Computing Machinery","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Ischia Italy","acronym":"CF '08"},"container-title":["Proceedings of the 5th conference on Computing frontiers"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1366230.1366247","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1366230.1366247","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:56:30Z","timestamp":1750254990000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1366230.1366247"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,5,5]]},"references-count":20,"alternative-id":["10.1145\/1366230.1366247","10.1145\/1366230"],"URL":"https:\/\/doi.org\/10.1145\/1366230.1366247","relation":{},"subject":[],"published":{"date-parts":[[2008,5,5]]},"assertion":[{"value":"2008-05-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}