{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T11:48:01Z","timestamp":1763466481994,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":23,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,5,5]],"date-time":"2008-05-05T00:00:00Z","timestamp":1209945600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,5,5]]},"DOI":"10.1145\/1366230.1366257","type":"proceedings-article","created":{"date-parts":[[2008,5,6]],"date-time":"2008-05-06T14:37:21Z","timestamp":1210084641000},"page":"129-138","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":13,"title":["Reducing the impact of intra-core process variability with criticality-based resource allocation and prefetching"],"prefix":"10.1145","author":[{"given":"Bogdan F.","family":"Romanescu","sequence":"first","affiliation":[{"name":"Duke University, Durham, NC, USA"}]},{"given":"Michael E.","family":"Bauer","sequence":"additional","affiliation":[{"name":"Duke University, Durham, NC, USA"}]},{"given":"Sule","family":"Ozev","sequence":"additional","affiliation":[{"name":"Duke University, Durham, NC, USA"}]},{"given":"Daniel J.","family":"Sorin","sequence":"additional","affiliation":[{"name":"Duke University, Durham, NC, USA"}]}],"member":"320","published-online":{"date-parts":[[2008,5,5]]},"reference":[{"issue":"9","key":"e_1_3_2_1_1_1","first-page":"1804","article-title":"Process Variation","volume":"40","author":"Agarwal A.","year":"2005","unstructured":"A. Agarwal Process Variation in Embedded Memories: Failure Analysis and Variation Aware Architecture. IEEE Journal of Solid-State Circuits , 40 ( 9 ): 1804 -- 1814 , 2005 . A. Agarwal et al. Process Variation in Embedded Memories: Failure Analysis and Variation Aware Architecture. IEEE Journal of Solid-State Circuits, 40(9):1804--1814, 2005.","journal-title":"Embedded Memories: Failure Analysis and Variation Aware Architecture. IEEE Journal of Solid-State Circuits"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.110"},{"key":"e_1_3_2_1_4_1","first-page":"204","volume-title":"Proc. 34rd Annual I Int'l Symp. on Microarchitecture","author":"Brown M. D.","year":"2001","unstructured":"M. D. Brown , J. Stark , and Y. N. Patt . Select-Free Scheduling Logic . In Proc. 34rd Annual I Int'l Symp. on Microarchitecture , pages 204 -- 213 , Dec. 2001 . M. D. Brown, J. Stark, and Y. N. Patt. Select-Free Scheduling Logic. In Proc. 34rd Annual I Int'l Symp. on Microarchitecture, pages 204--213, Dec. 2001."},{"key":"e_1_3_2_1_5_1","first-page":"40","volume-title":"Proceedings of the 32nd Annual International Symposium on Computer Architecture","author":"Chishti Z.","year":"2005","unstructured":"Z. Chishti and T. N. Vijaykumar . Wire Delay is Not a Problem for SMT (in the near future) . In Proceedings of the 32nd Annual International Symposium on Computer Architecture , pages 40 -- 51 , June 2005 . Z. Chishti and T. N. Vijaykumar. Wire Delay is Not a Problem for SMT (in the near future). In Proceedings of the 32nd Annual International Symposium on Computer Architecture, pages 40--51, June 2005."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2007.8"},{"key":"e_1_3_2_1_7_1","volume-title":"Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation. In Proc. 36th Annual Int'l Symp. on Microarchitecture","author":"Ernst D.","year":"2003","unstructured":"D. Ernst Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation. In Proc. 36th Annual Int'l Symp. on Microarchitecture , Dec. 2003 . D. Ernst et al. Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation. In Proc. 36th Annual Int'l Symp. on Microarchitecture, Dec. 2003."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379253"},{"key":"e_1_3_2_1_9_1","unstructured":"International Technology Roadmap for Semiconductors 2003.  International Technology Roadmap for Semiconductors 2003."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264207"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/325164.325162"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.755465"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.35"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379259"},{"key":"e_1_3_2_1_15_1","volume-title":"Proceedings of the Workshop on Architectural Support for Gigascale Integration","author":"Liang X.","year":"2006","unstructured":"X. Liang and D. Brooks . Latency Adaptation of Multiported Register Files to Mitigate Variations . In Proceedings of the Workshop on Architectural Support for Gigascale Integration , June 2006 . X. Liang and D. Brooks. Latency Adaptation of Multiported Register Files to Mitigate Variations. In Proceedings of the Workshop on Architectural Support for Gigascale Integration, June 2006."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.37"},{"key":"e_1_3_2_1_17_1","first-page":"451","volume-title":"Proc. of First Int'l Symp. on Quality of Electronic Design","author":"Nassif S.","year":"2000","unstructured":"S. Nassif . Design for Variability in DSM Technologies . In Proc. of First Int'l Symp. on Quality of Electronic Design , pages 451 -- 454 , Mar. 2000 . S. Nassif. Design for Variability in DSM Technologies. In Proc. of First Int'l Symp. on Quality of Electronic Design, pages 451--454, Mar. 2000."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.52"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/290940.290973"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250703"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803949"},{"key":"e_1_3_2_1_24_1","volume-title":"Proc. of the Workshop on Architectural Support for Gigascale Integration","author":"Vera X.","year":"2006","unstructured":"X. Vera , O. Unsal , and A. Gonzalez . X-Pipe: An Adaptive Resilient Microarchitecture for Parameter Variations . In Proc. of the Workshop on Architectural Support for Gigascale Integration , June 2006 . X. Vera, O. Unsal, and A. Gonzalez. X-Pipe: An Adaptive Resilient Microarchitecture for Parameter Variations. In Proc. of the Workshop on Architectural Support for Gigascale Integration, June 2006."}],"event":{"name":"CF '08: Computing Frontiers Conference","sponsor":["ACM Association for Computing Machinery","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Ischia Italy","acronym":"CF '08"},"container-title":["Proceedings of the 5th conference on Computing frontiers"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1366230.1366257","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1366230.1366257","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:56:30Z","timestamp":1750254990000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1366230.1366257"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,5,5]]},"references-count":23,"alternative-id":["10.1145\/1366230.1366257","10.1145\/1366230"],"URL":"https:\/\/doi.org\/10.1145\/1366230.1366257","relation":{},"subject":[],"published":{"date-parts":[[2008,5,5]]},"assertion":[{"value":"2008-05-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}