{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:36:39Z","timestamp":1750307799784,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,5,5]],"date-time":"2008-05-05T00:00:00Z","timestamp":1209945600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,5,5]]},"DOI":"10.1145\/1366230.1366258","type":"proceedings-article","created":{"date-parts":[[2008,5,6]],"date-time":"2008-05-06T14:37:21Z","timestamp":1210084641000},"page":"139-148","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Credit-based dynamic reliability management using online wearout detection"],"prefix":"10.1145","author":[{"given":"John","family":"Oliver","sequence":"first","affiliation":[{"name":"Cal Poly State University, San Luis Obispo, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rajeevan","family":"Amirtharajah","sequence":"additional","affiliation":[{"name":"University of California, Davis, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Venkatesh","family":"Akella","sequence":"additional","affiliation":[{"name":"University of California, Davis, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Frederic T.","family":"Chong","sequence":"additional","affiliation":[{"name":"University of California, Santa Barbara, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2008,5,5]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"12th IEEE VLSI Test Symposium, 1994","author":"Franco P.","year":"1994","unstructured":"P. Franco and E. McCluskey , \" On-line delay testing of digital circuits,\" in Proceedings , 12th IEEE VLSI Test Symposium, 1994 , IEEE Computer Society , 1994 . P. Franco and E. McCluskey, \"On-line delay testing of digital circuits,\" in Proceedings, 12th IEEE VLSI Test Symposium, 1994, IEEE Computer Society, 1994."},{"key":"e_1_3_2_1_2_1","volume-title":"The impact of technology scaling on lifetime reliability,\" in In Proc. of International Conference on Dependable Systems and Networks (DSN)","author":"Srinivasan J.","year":"2004","unstructured":"J. Srinivasan , S. V. Adve , P. Bose , and J. A. Rivers , \" The impact of technology scaling on lifetime reliability,\" in In Proc. of International Conference on Dependable Systems and Networks (DSN) , 2004 ., 2004. J. Srinivasan, S. V. Adve, P. Bose, and J. A. Rivers, \"The impact of technology scaling on lifetime reliability,\" in In Proc. of International Conference on Dependable Systems and Networks (DSN), 2004., 2004."},{"key":"e_1_3_2_1_3_1","volume-title":"A reliability odometer - lemon check your processor!,\" in The Wild and Crazy Idea Session IV, in conjunction with ASPLOS XI","author":"Srinivasan J.","year":"2004","unstructured":"J. Srinivasan , S. V. Adve , P. Bose , and J. A. Rivers , \" A reliability odometer - lemon check your processor!,\" in The Wild and Crazy Idea Session IV, in conjunction with ASPLOS XI , 2004 . J. Srinivasan, S. V. Adve, P. Bose, and J. A. Rivers, \"A reliability odometer - lemon check your processor!,\" in The Wild and Crazy Idea Session IV, in conjunction with ASPLOS XI, 2004."},{"key":"e_1_3_2_1_4_1","first-page":"276","volume-title":"DC, USA)","author":"Srinivasan J.","year":"2004","unstructured":"J. Srinivasan , S. V. Adve , P. Bose , and J. A. Rivers , \" The case for lifetime reliability-aware microprocessors,\" in ISCA '04: Proceedings of the 31st annual international symposium on Computer architecture, (Washington , DC, USA) , p. 276 , IEEE Computer Society , 2004 . J. Srinivasan, S. V. Adve, P. Bose, and J. A. Rivers, \"The case for lifetime reliability-aware microprocessors,\" in ISCA '04: Proceedings of the 31st annual international symposium on Computer architecture, (Washington, DC, USA), p. 276, IEEE Computer Society, 2004."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859620"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.114"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382595"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.28"},{"key":"e_1_3_2_1_9_1","volume-title":"Online timing analysis for wearout detection,\" in The Second Workshop on Architectural Reliability (WAR)","author":"Blome J.","year":"2006","unstructured":"J. Blome , S. Gupta , S. Feng , S. Mahlke , and D. Bradley , \" Online timing analysis for wearout detection,\" in The Second Workshop on Architectural Reliability (WAR) , 2006 ., 2006. J. Blome, S. Gupta, S. Feng, S. Mahlke, and D. Bradley, \"Online timing analysis for wearout detection,\" in The Second Workshop on Architectural Reliability (WAR), 2006., 2006."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.37"},{"key":"e_1_3_2_1_11_1","first-page":"7","volume-title":"DC, USA)","author":"Ernst D.","year":"2003","unstructured":"D. Ernst , N. S. Kim , S. Das , S. Pant , R. Rao , T. Pham , C. Ziesler , D. Blaauw , T. Austin , K. Flautner , and T. Mudge , \" Razor: A low-power pipeline based on circuit-level timing speculation,\" in MICRO 36: Proceedings of the 36th annual IEEE\/ACM International Symposium on Microarchitecture, (Washington , DC, USA) , p. 7 , IEEE Computer Society , 2003 . D. Ernst, N. S. Kim, S. Das, S. Pant, R. Rao, T. Pham, C. Ziesler, D. Blaauw, T. Austin, K. Flautner, and T. Mudge, \"Razor: A low-power pipeline based on circuit-level timing speculation,\" in MICRO 36: Proceedings of the 36th annual IEEE\/ACM International Symposium on Microarchitecture, (Washington, DC, USA), p. 7, IEEE Computer Society, 2003."},{"key":"e_1_3_2_1_12_1","unstructured":"Joint Electron Device Engineering Council \"Failure mechanisms and models for semiconductor devices.\" www.jedec.org\/ download\/search\/jep122C.pdf 2006.  Joint Electron Device Engineering Council \"Failure mechanisms and models for semiconductor devices.\" www.jedec.org\/ download\/search\/jep122C.pdf 2006."},{"key":"e_1_3_2_1_13_1","volume-title":"System Drivers","author":"ITRS","year":"2006","unstructured":"ITRS , International Technology Roadmap For Semiconductors - 2006 Edition , System Drivers . Semiconductor Industry Association , 2006 . ITRS, International Technology Roadmap For Semiconductors - 2006 Edition, System Drivers. Semiconductor Industry Association, 2006."},{"key":"e_1_3_2_1_14_1","volume-title":"Stanford University","author":"Franco P.","year":"1994","unstructured":"P. Franco , \"Testing digital circuits for timing failures by output waveform analysis,\" Dissertation , Stanford University , 1994 . P. Franco, \"Testing digital circuits for timing failures by output waveform analysis,\" Dissertation, Stanford University, 1994."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/1167704.1167712"},{"key":"e_1_3_2_1_17_1","volume-title":"The chaco user's guide, version 2.0, technical report sand94-2692","author":"Hendrickson B.","year":"1994","unstructured":"B. Hendrickson and R. Leland , \" The chaco user's guide, version 2.0, technical report sand94-2692 ,\" 1994 . http:\/\/www.ti.com\/ corp\/docs\/press\/backgrounder\/omap.shtml. B. Hendrickson and R. Leland, \"The chaco user's guide, version 2.0, technical report sand94-2692,\" 1994. http:\/\/www.ti.com\/ corp\/docs\/press\/backgrounder\/omap.shtml."},{"key":"e_1_3_2_1_18_1","unstructured":"U. SMART Interconnect Group \"Flexsim 1.2 flit level simulator.\" http:\/\/ceng.usc.edu\/smart\/tools.html.  U. SMART Interconnect Group \"Flexsim 1.2 flit level simulator.\" http:\/\/ceng.usc.edu\/smart\/tools.html."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871531"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"e_1_3_2_1_21_1","volume-title":"June","author":"Ho R.","year":"2003","unstructured":"R. Ho , K. Mai , and M. Horowitz , \" Efficient on-chip global interconnects,\" in IEEE Symposium on VLSI Circuits , June 2003 . Stanford Univeristy . R. Ho, K. Mai, and M. Horowitz, \"Efficient on-chip global interconnects,\" in IEEE Symposium on VLSI Circuits, June 2003. Stanford Univeristy."}],"event":{"name":"CF '08: Computing Frontiers Conference","sponsor":["ACM Association for Computing Machinery","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Ischia Italy","acronym":"CF '08"},"container-title":["Proceedings of the 5th conference on Computing frontiers"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1366230.1366258","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1366230.1366258","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:56:30Z","timestamp":1750254990000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1366230.1366258"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,5,5]]},"references-count":20,"alternative-id":["10.1145\/1366230.1366258","10.1145\/1366230"],"URL":"https:\/\/doi.org\/10.1145\/1366230.1366258","relation":{},"subject":[],"published":{"date-parts":[[2008,5,5]]},"assertion":[{"value":"2008-05-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}