{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:36:39Z","timestamp":1750307799900,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,5,5]],"date-time":"2008-05-05T00:00:00Z","timestamp":1209945600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,5,5]]},"DOI":"10.1145\/1366230.1366267","type":"proceedings-article","created":{"date-parts":[[2008,5,6]],"date-time":"2008-05-06T14:37:21Z","timestamp":1210084641000},"page":"209-218","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":11,"title":["Compiler-directed frequency and voltage scaling for a multiple clock domain microarchitecture"],"prefix":"10.1145","author":[{"given":"Arun","family":"Rangasamy","sequence":"first","affiliation":[{"name":"Indian Institute of Science, Bangalore, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rahul","family":"Nagpal","sequence":"additional","affiliation":[{"name":"Indian Institute of Science, Bangalore, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Y.N.","family":"Srikant","sequence":"additional","affiliation":[{"name":"Indian Institute of Science, Bangalore, India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2008,5,5]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_3_2_1_1_1","DOI":"10.5555\/874076.876477"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_2_1","DOI":"10.1145\/1024393.1024423"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_3_1","DOI":"10.5555\/774861.774899"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_6_1","DOI":"10.1145\/859618.859621"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_7_1","DOI":"10.1109\/40.755465"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_8_1","DOI":"10.1145\/379240.379253"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1007\/BF02577735"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_10_1","DOI":"10.5555\/243846.243857"},{"key":"e_1_3_2_1_11_1","volume-title":"In Workshop on Modeling, Benchmarking and Simulation","author":"Hamerly G.","year":"2005","unstructured":"G. Hamerly , E. Perelman , J. Lau , B. Calder . SimPoint 3.0 : Faster and More Flexible Program Analysis . In In Workshop on Modeling, Benchmarking and Simulation , 2005 G.Hamerly, E.Perelman, J.Lau, B.Calder. SimPoint 3.0: Faster and More Flexible Program Analysis. In In Workshop on Modeling, Benchmarking and Simulation, 2005"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_12_1","DOI":"10.1145\/514191.514217"},{"unstructured":"http:\/\/suif.stanford.edu  http:\/\/suif.stanford.edu","key":"e_1_3_2_1_13_1"},{"unstructured":"http:\/\/www.eecs.harvard.edu\/hube\/software  http:\/\/www.eecs.harvard.edu\/hube\/software","key":"e_1_3_2_1_14_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_15_1","DOI":"10.1109\/HPCA.2005.43"},{"key":"e_1_3_2_1_16_1","volume-title":"COLP","author":"Yang H.","year":"2002","unstructured":"H. Yang , R. Govindarajan , G.R. Gao , G. Cai , Z. Hu . Exploiting Schedule Slacks for Rate-Optimal Power-Minimum Software Pipelining . In COLP , 2002 H.Yang, R.Govindarajan, G.R.Gao, G.Cai, Z.Hu. Exploiting Schedule Slacks for Rate-Optimal Power-Minimum Software Pipelining. In COLP, 2002"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_17_1","DOI":"10.5555\/956417.956543"},{"key":"e_1_3_2_1_18_1","volume-title":"Energy Efficient GALS Processor Microarchitecture with Reduced Implementation Complexity. In ISPASS","author":"Zhu Y.","year":"2005","unstructured":"Y. Zhu , D.H. Albonesi , A. Buyuktosunoglu . A High Performance , Energy Efficient GALS Processor Microarchitecture with Reduced Implementation Complexity. In ISPASS , 2005 Y.Zhu, D.H.Albonesi, A.Buyuktosunoglu. A High Performance, Energy Efficient GALS Processor Microarchitecture with Reduced Implementation Complexity. In ISPASS, 2005"},{"key":"e_1_3_2_1_19_1","volume-title":"Compilers: Principles, Techniques and Tools","author":"Aho A.V.","year":"2007","unstructured":"A.V. Aho , M.S. Lam , R. Sethi , J.D. Ullman . Compilers: Principles, Techniques and Tools , Chapter 9. Machine Independent Optimizations. Addison-Wesley , Second Edition, 2007 A.V.Aho, M.S.Lam, R.Sethi, J.D.Ullman. Compilers: Principles, Techniques and Tools, Chapter 9. Machine Independent Optimizations. Addison-Wesley, Second Edition, 2007"},{"key":"e_1_3_2_1_20_1","volume-title":"Hierarchical Software Path Profiling. US Patent","author":"Wu Y.","year":"2005","unstructured":"Y. Wu , A.A. Tabatabai , D.A. Berson , J. Fang , R. Gupta . Hierarchical Software Path Profiling. US Patent 6848100, Jan 2005 Y.Wu, A.A.Tabatabai, D.A.Berson, J.Fang, R.Gupta. Hierarchical Software Path Profiling. US Patent 6848100, Jan 2005"},{"key":"e_1_3_2_1_21_1","first-page":"338","volume-title":"ISCA","author":"Karkhanis T.S.","year":"2004","unstructured":"T.S. Karkhanis , J.E. Smith . A First-Order Superscalar Processor Model . In ISCA , pages 338 -- 349 , 2004 T.S.Karkhanis, J.E.Smith. A First-Order Superscalar Processor Model. In ISCA, pages 338--349, 2004"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_22_1","DOI":"10.1145\/339647.339657"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_23_1","DOI":"10.1109\/MICRO.2006.6"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_24_1","DOI":"10.1145\/1165573.1165586"},{"key":"e_1_3_2_1_25_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_26_1","DOI":"10.1145\/781131.781137"}],"event":{"sponsor":["ACM Association for Computing Machinery","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"acronym":"CF '08","name":"CF '08: Computing Frontiers Conference","location":"Ischia Italy"},"container-title":["Proceedings of the 5th conference on Computing frontiers"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1366230.1366267","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1366230.1366267","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:56:30Z","timestamp":1750254990000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1366230.1366267"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,5,5]]},"references-count":24,"alternative-id":["10.1145\/1366230.1366267","10.1145\/1366230"],"URL":"https:\/\/doi.org\/10.1145\/1366230.1366267","relation":{},"subject":[],"published":{"date-parts":[[2008,5,5]]},"assertion":[{"value":"2008-05-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}