{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,6]],"date-time":"2025-10-06T18:43:35Z","timestamp":1759776215950,"version":"3.41.0"},"reference-count":41,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2008,7,1]],"date-time":"2008-07-01T00:00:00Z","timestamp":1214870400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2008,7]]},"abstract":"<jats:p>Memory devices often consume more energy than microprocessors in current portable embedded systems, but their energy consumption changes significantly with the type of transaction, data values, and access timing, as well as depending on the total number of transactions. These variabilities mean that an innovative tool and framework are required to characterize modern memory devices running in embedded system architectures.<\/jats:p>\n          <jats:p>We introduce an energy measurement and characterization platform for memory devices, and demonstrate an application to multilevel-cell (MLC) flash memories, in which we discover significant value-dependent programming energy variations. We introduce an energy-aware data compression method that minimizes the flash programming energy, rather than the size of the compressed data, which is formulated as an entropy coding with unequal bit-pattern costs. Deploying a probabilistic approach, we derive energy-optimal bit-pattern probabilities and expected values of the bit-pattern costs which are applicable to the large amounts of compressed data typically found in multimedia applications. Then we develop an energy-optimal prefix coding that uses integer linear programming, and construct a prefix-code table. From a consideration of Pareto-optimal energy consumption, we can make tradeoffs between data size and programming energy, such as a 41% energy savings for a 52% area overhead.<\/jats:p>","DOI":"10.1145\/1367045.1367052","type":"journal-article","created":{"date-parts":[[2008,7,29]],"date-time":"2008-07-29T13:22:19Z","timestamp":1217337739000},"page":"1-29","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["An energy characterization platform for memory devices and energy-aware data compression for multilevel-cell flash memory"],"prefix":"10.1145","volume":"13","author":[{"given":"Yongsoo","family":"Joo","sequence":"first","affiliation":[{"name":"Seoul National University, Seoul"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Youngjin","family":"Cho","sequence":"additional","affiliation":[{"name":"Seoul National University, Seoul"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Donghwa","family":"Shin","sequence":"additional","affiliation":[{"name":"Seoul National University, Seoul"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jaehyun","family":"Park","sequence":"additional","affiliation":[{"name":"Seoul National University, Seoul"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Naehyuck","family":"Chang","sequence":"additional","affiliation":[{"name":"Seoul National University, Seoul"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2008,7,25]]},"reference":[{"key":"e_1_2_1_1_1","first-page":"2","article-title":"Intel StrataFlash memory technology overview","volume":"1","author":"Atwood G.","year":"1997","unstructured":"Atwood , G. , Fazio , A. , Mills , D. , and Reaves , B. 1997 . Intel StrataFlash memory technology overview . Intel Tech. J. 1 , 2 . Atwood, G., Fazio, A., Mills, D., and Reaves, B. 1997. Intel StrataFlash memory technology overview. Intel Tech. J. 1, 2.","journal-title":"Intel Tech. J."},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1066116.1066123"},{"key":"e_1_2_1_3_1","volume-title":"Proceedings of the Midwest Symposium on Circuits and Systems","volume":"2","author":"Benini L.","unstructured":"Benini , L. , Macii , A. , and Macii , E . 2001. Exact and heuristic algorithms for low-energy code compression in performance and memory constrained embedded systems . In Proceedings of the Midwest Symposium on Circuits and Systems , vol. 2 , 552--555. Benini, L., Macii, A., and Macii, E. 2001. Exact and heuristic algorithms for low-energy code compression in performance and memory constrained embedded systems. In Proceedings of the Midwest Symposium on Circuits and Systems, vol. 2, 552--555."},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339657"},{"key":"e_1_2_1_5_1","volume-title":"Tech. Rep. 1342. Department of Computer Sciences","author":"Burger D.","year":"1997","unstructured":"Burger , D. and Austin , T . 1997 . The SimpleScalar tool set, version 2.0. Tech. Rep. 1342. Department of Computer Sciences , University of Wisconsin. June . Burger, D. and Austin, T. 1997. The SimpleScalar tool set, version 2.0. Tech. Rep. 1342. Department of Computer Sciences, University of Wisconsin. June."},{"volume-title":"Proceedings of the International Solid-State Circuits Conference, 46--47","author":"Byeon D.-S.","key":"e_1_2_1_6_1","unstructured":"Byeon , D.-S. , Lee , S.-S. , Lim , Y.-H. , Park , J.-S. , Han , W.-K. , Kwak , P.-S. , Kim , D.-H. , Chae , D.-H. , Moon , S.-H. , Lee , S.-J. , Cho , H.-C. , Lee , J.-W. , Kim , M.-S. , Yang , J.-S. , Park , Y.-W. , Bae , D.-W. , Choi , J.-D. , Hur , S.-H. , and Suh , K . -D. 2005. An 8 Gb multi-level NAND flash memory with 63 nm STI CMOS process technology . In Proceedings of the International Solid-State Circuits Conference, 46--47 . Byeon, D.-S., Lee, S.-S., Lim, Y.-H., Park, J.-S., Han, W.-K., Kwak, P.-S., Kim, D.-H., Chae, D.-H., Moon, S.-H., Lee, S.-J., Cho, H.-C., Lee, J.-W., Kim, M.-S., Yang, J.-S., Park, Y.-W., Bae, D.-W., Choi, J.-D., Hur, S.-H., and Suh, K.-D. 2005. An 8 Gb multi-level NAND flash memory with 63 nm STI CMOS process technology. In Proceedings of the International Solid-State Circuits Conference, 46--47."},{"key":"e_1_2_1_7_1","unstructured":"Cappelletti P. Golla C. Olivo P. and Zanoni E. 2002. Flash Memories. Kluwer Academic.   Cappelletti P. Golla C. Olivo P. and Zanoni E. 2002. Flash Memories. Kluwer Academic."},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/344166.344576"},{"volume-title":"Proceedings of the Power-Driven Microarchitecture Workshop (held in conjunction with ISCA), 87--91","author":"Chen R. Y.","key":"e_1_2_1_9_1","unstructured":"Chen , R. Y. , Irwin , M. J. , and Bajwa , R. S . 1998. An architectural level power estimator . In Proceedings of the Power-Driven Microarchitecture Workshop (held in conjunction with ISCA), 87--91 . Chen, R. Y., Irwin, M. J., and Bajwa, R. S. 1998. An architectural level power estimator. In Proceedings of the Power-Driven Microarchitecture Workshop (held in conjunction with ISCA), 87--91."},{"key":"e_1_2_1_10_1","unstructured":"CPLEX. 2008. CPLEX ILP solver. http:\/\/www.cplex.com.  CPLEX. 2008. CPLEX ILP solver. http:\/\/www.cplex.com."},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2005.18"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.384170"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/339331.339421"},{"key":"e_1_2_1_14_1","first-page":"2","article-title":"Intel StrataFlash memory technology development and implementation","volume":"1","author":"Fazio A.","year":"1997","unstructured":"Fazio , A. and Bauer , M. 1997 . Intel StrataFlash memory technology development and implementation . Intel Tech. J. 1 , 2 . Fazio, A. and Bauer, M. 1997. Intel StrataFlash memory technology development and implementation. Intel Tech. J. 1, 2.","journal-title":"Intel Tech. J."},{"volume-title":"Proceedings of the IEEE Workshop on Mobile Computing Systems and Applications, 2--10","author":"Flinn J.","key":"e_1_2_1_15_1","unstructured":"Flinn , J. and Satyanarayanan , M . 1999. PowerScope: A tool for profiling the energy usage of mobile applications . In Proceedings of the IEEE Workshop on Mobile Computing Systems and Applications, 2--10 . Flinn, J. and Satyanarayanan, M. 1999. PowerScope: A tool for profiling the energy usage of mobile applications. In Proceedings of the IEEE Workshop on Mobile Computing Systems and Applications, 2--10."},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/509907.510020"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/18.705558"},{"volume-title":"Proceedings of the International Solid-State Circuits Conference, 44--584","author":"Hara T.","key":"e_1_2_1_18_1","unstructured":"Hara , T. , Fukuda , K. , Kanazawa , K. , Noboru , Shibata, Hosono , K. , Maejima , H. , Nakagawa , M. , Abe , T. , Kojima , M. , Fujiu , M. , Takeuchi , Y. , Amemiya , K. , Morooka , M. , Kamei , T. , Hiroaki , Nasu, Kawano , K. , Wang , C.-M. , Sakurai , K. , Naoya , Tokiwa, Waki , H. , Maruyama , T. , Yoshikawa , S. , Higashitani , M. , Pham , T. D. , and Watanabe , T . 2005. A 146 mm\/sup 2\/8 Gb NAND flash memory with 70 nm CMOS technology . In Proceedings of the International Solid-State Circuits Conference, 44--584 . Hara, T., Fukuda, K., Kanazawa, K., Noboru, Shibata, Hosono, K., Maejima, H., Nakagawa, M., Abe, T., Kojima, M., Fujiu, M., Takeuchi, Y., Amemiya, K., Morooka, M., Kamei, T., Hiroaki, Nasu, Kawano, K., Wang, C.-M., Sakurai, K., Naoya, Tokiwa, Waki, H., Maruyama, T., Yoshikawa, S., Higashitani, M., Pham, T. D., and Watanabe, T. 2005. A 146 mm\/sup 2\/8 Gb NAND flash memory with 70 nm CMOS technology. In Proceedings of the International Solid-State Circuits Conference, 44--584."},{"key":"e_1_2_1_19_1","unstructured":"Intel. 2008. Intel StrataFlash cellular memory (M18) datasheet. Intel.  Intel. 2008. Intel StrataFlash cellular memory (M18) datasheet. Intel."},{"key":"e_1_2_1_20_1","unstructured":"Intel. 2006. Intel NOR flash memory: Smart choice for cellular handsets. http:\/\/www.intel.com\/design\/flash\/articles\/310527.pdf.  Intel. 2006. Intel NOR flash memory: Smart choice for cellular handsets. http:\/\/www.intel.com\/design\/flash\/articles\/310527.pdf."},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278659"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/263272.263310"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1961.1057615"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871609"},{"volume-title":"Probability and Random Processes for Electrical Engineering","author":"Leon-Garcia A.","key":"e_1_2_1_26_1","unstructured":"Leon-Garcia , A. 1994. Probability and Random Processes for Electrical Engineering . Addison-Wesley , Reading, MA . Leon-Garcia, A. 1994. Probability and Random Processes for Electrical Engineering. Addison-Wesley, Reading, MA."},{"volume-title":"Proceedings of the Conference on Design, Automation and Test in Europe, 15--21","author":"Ogawa K.","key":"e_1_2_1_27_1","unstructured":"Ogawa , K. , Kohno , M. , and Kitamura , F . 1998. PASTEL: A parameterized memory characterization system . In Proceedings of the Conference on Design, Automation and Test in Europe, 15--21 . Ogawa, K., Kohno, M., and Kitamura, F. 1998. PASTEL: A parameterized memory characterization system. In Proceedings of the Conference on Design, Automation and Test in Europe, 15--21."},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277094"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1013235.1013317"},{"volume-title":"Proceedings of the IEEE International Electron Devices Meeting, 873--876","author":"Park J.-H.","key":"e_1_2_1_30_1","unstructured":"Park , J.-H. , Hur , S.-H. , Lee , J.-H. , Park , J.-T. , Sel , J.-S. , Kim , J.-W. , Song , S.-B. , Lee , J.-Y. , Lee , J.-H. , Son , S.-J. , Kim , Y.-S. , Park , M.-C. , Chai , S.-J. , Choi , J.-D. , Chung , U.-I. , Moon , J.-T. , Kim , K.-T. , Kim , K. , and Ryu , B . -I. 2004. 8 Gb MLC (multi-level cell) NAND flash memory using 63 nm process technology . In Proceedings of the IEEE International Electron Devices Meeting, 873--876 . Park, J.-H., Hur, S.-H., Lee, J.-H., Park, J.-T., Sel, J.-S., Kim, J.-W., Song, S.-B., Lee, J.-Y., Lee, J.-H., Son, S.-J., Kim, Y.-S., Park, M.-C., Chai, S.-J., Choi, J.-D., Chung, U.-I., Moon, J.-T., Kim, K.-T., Kim, K., and Ryu, B.-I. 2004. 8 Gb MLC (multi-level cell) NAND flash memory using 63 nm process technology. In Proceedings of the IEEE International Electron Devices Meeting, 873--876."},{"volume-title":"Proceedings of the International Conference on Computer Design, 328--333","author":"Russel J.","key":"e_1_2_1_31_1","unstructured":"Russel , J. and Jacone , M . 1998. Software power estimation and optimization for high perfomance, 32-bit embedded processors . In Proceedings of the International Conference on Computer Design, 328--333 . Russel, J. and Jacone, M. 1998. Software power estimation and optimization for high perfomance, 32-bit embedded processors. In Proceedings of the International Conference on Computer Design, 328--333."},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1182807.1182834"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1948.tb01338.x"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/605459.605464"},{"key":"e_1_2_1_35_1","unstructured":"Shivakumar P. and Jouppi N. 2001. CACTI 3.0: An integrated cache timing power and area model. WRL Res. Rep.  Shivakumar P. and Jouppi N. 2001. CACTI 3.0: An integrated cache timing power and area model. WRL Res. Rep."},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.365453"},{"key":"e_1_2_1_37_1","unstructured":"STMicroelectronics. 2002. The code shadowing approach: Choose the correct non-volatile memory. http:\/\/www.st.com\/stonline\/products\/literature\/ta\/8800.pdf.  STMicroelectronics. 2002. The code shadowing approach: Choose the correct non-volatile memory. http:\/\/www.st.com\/stonline\/products\/literature\/ta\/8800.pdf."},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.335012"},{"volume-title":"Proceedings of the Asian Test Symposium, 334--339","author":"Vollrath J.","key":"e_1_2_1_39_1","unstructured":"Vollrath , J. , Huebl , M. , and Stahl , E . 1998. Power analysis of DRAMs . In Proceedings of the Asian Test Symposium, 334--339 . Vollrath, J., Huebl, M., and Stahl, E. 1998. Power analysis of DRAMs. In Proceedings of the Asian Test Symposium, 334--339."},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/309847.310090"},{"volume-title":"Proceedings of the IEEE International Solid-State Circuits Conference, 52--53","author":"Wells S.","key":"e_1_2_1_41_1","unstructured":"Wells , S. and Clay , D . 1993. Flash solid-state drive with 6 MB\/s read\/write channel and data compression . In Proceedings of the IEEE International Solid-State Circuits Conference, 52--53 . Wells, S. and Clay, D. 1993. Flash solid-state drive with 6 MB\/s read\/write channel and data compression. In Proceedings of the IEEE International Solid-State Circuits Conference, 52--53."},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2004.1277861"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1367045.1367052","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1367045.1367052","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:56:30Z","timestamp":1750254990000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1367045.1367052"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,7]]},"references-count":41,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2008,7]]}},"alternative-id":["10.1145\/1367045.1367052"],"URL":"https:\/\/doi.org\/10.1145\/1367045.1367052","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"type":"print","value":"1084-4309"},{"type":"electronic","value":"1557-7309"}],"subject":[],"published":{"date-parts":[[2008,7]]},"assertion":[{"value":"2007-08-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2008-03-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2008-07-25","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}