{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:36:39Z","timestamp":1750307799454,"version":"3.41.0"},"reference-count":24,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2008,7,1]],"date-time":"2008-07-01T00:00:00Z","timestamp":1214870400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2008,7]]},"abstract":"<jats:p>Multi-Vdd is an effective method to reduce both leakage and dynamic power. A key challenge in a multi-Vdd design is to control the complexity of the power-supply system and limit the demand for level shifters. This can be tackled by grouping cells of different supply voltages into a small number of voltage islands. Recently, an elegant algorithm was proposed for generating voltage islands that balance the power-versus-design-cost tradeoff under performance requirement, according to the placement proximity of the critical cells. One prerequisite of this algorithm is an initial voltage assignment at the standard-cell level that meets timing. In this article, we present a novel method to produce quality voltage assignment which not only meets timing but also forms good proximity of the critical cells to provide a smooth input to the aforementioned voltage island generation. Our algorithm is based on effective delay budgeting and efficient computation of physical proximity by Voronoi diagram. Our extensive experiments on real industrial designs show that our algorithm leads to 25%--75% improvement in the voltage island generation in terms of the number of voltage islands generated, with computation time only linear to design size.<\/jats:p>","DOI":"10.1145\/1367045.1367055","type":"journal-article","created":{"date-parts":[[2008,7,29]],"date-time":"2008-07-29T13:22:19Z","timestamp":1217337739000},"page":"1-20","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Postplacement voltage assignment under performance constraints"],"prefix":"10.1145","volume":"13","author":[{"given":"Huaizhi","family":"Wu","sequence":"first","affiliation":[{"name":"Atoptech, Inc., Santa Clara, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Martin D.F.","family":"Wong","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign, Urbana, IL"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wilsin","family":"Gosti","sequence":"additional","affiliation":[{"name":"Cadence Design Systems, Inc., San Jose, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2008,7,25]]},"reference":[{"key":"e_1_2_1_1_1","volume-title":"Liberty user guide, version","author":"Synopsys","year":"2003","unstructured":"Synopsys . 2003. Liberty user guide, version 2003 .12. Synopsys, Inc. Synopsys. 2003. Liberty user guide, version 2003.12. Synopsys, Inc."},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382657"},{"key":"e_1_2_1_3_1","unstructured":"Cadence. 2005. Cadence software manual: SoC Encounter GPS. http:\/\/www.cadence.com\/products\/digital_ic\/soc_encounter\/index.aspx.  Cadence. 2005. Cadence software manual: SoC Encounter GPS. http:\/\/www.cadence.com\/products\/digital_ic\/soc_encounter\/index.aspx."},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.121"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1007\/11556930_27"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.953496"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233632"},{"key":"e_1_2_1_8_1","doi-asserted-by":"crossref","unstructured":"de Berg M. van Kreveld M. Overmars O. and Schwarzkopf O. 1997. Computational Geometry\u2014Algorithms and Applications. Springer Berlin.   de Berg M. van Kreveld M. Overmars O. and Schwarzkopf O. 1997. Computational Geometry\u2014Algorithms and Applications. Springer Berlin.","DOI":"10.1007\/978-3-662-03427-9"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01840356"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01840357"},{"key":"e_1_2_1_11_1","unstructured":"Gerousis V. 2003. Modeling challenges for 90 nm and below. http:\/\/www.us.design-reuse.com\/articles\/article6326.html.  Gerousis V. 2003. Modeling challenges for 90 nm and below. http:\/\/www.us.design-reuse.com\/articles\/article6326.html."},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1093\/comjnl\/21.2.168"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01758770"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/282918.282923"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1013235.1013283"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/774572.774601"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233579"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118437"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278698"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.31546"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.776032"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/224081.224083"},{"volume-title":"Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), 309--316","author":"Wu H.","key":"e_1_2_1_23_1","unstructured":"Wu , H. , Wong , M. D. , Liu , I.-M. , and Wang , Y . 2005. Post-Placement voltage island generation under performance requirement . In Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), 309--316 . Wu, H., Wong, M. D., Liu, I.-M., and Wang, Y. 2005. Post-Placement voltage island generation under performance requirement. In Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), 309--316."},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.888270"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1367045.1367055","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1367045.1367055","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:56:30Z","timestamp":1750254990000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1367045.1367055"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,7]]},"references-count":24,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2008,7]]}},"alternative-id":["10.1145\/1367045.1367055"],"URL":"https:\/\/doi.org\/10.1145\/1367045.1367055","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"type":"print","value":"1084-4309"},{"type":"electronic","value":"1557-7309"}],"subject":[],"published":{"date-parts":[[2008,7]]},"assertion":[{"value":"2007-09-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2007-12-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2008-07-25","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}