{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,14]],"date-time":"2025-10-14T06:55:14Z","timestamp":1760424914084,"version":"3.41.0"},"reference-count":35,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2008,7,1]],"date-time":"2008-07-01T00:00:00Z","timestamp":1214870400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001824","name":"Grant Agency of the Czech Republic","doi-asserted-by":"crossref","award":["102\/07\/0850102\/05\/H050MSM 0021630528"],"award-info":[{"award-number":["102\/07\/0850102\/05\/H050MSM 0021630528"]}],"id":[{"id":"10.13039\/501100001824","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2008,7]]},"abstract":"<jats:p>This article presents a new real-world application of evolutionary computing in the area of digital-circuits testing. A method is described which enables to evolve large synthetic RTL benchmark circuits with a predefined structure and testability. Using the proposed method, a new collection of synthetic benchmark circuits was developed. These benchmark circuits will be useful in a validation process of novel algorithms and tools in the area of digital-circuits testing. Evolved benchmark circuits currently represent the most complex benchmark circuits with a known level of testability. Furthermore, these circuits are the largest that have ever been designed by means of evolutionary algorithms. This work also investigates suitable parameters of the evolutionary algorithm for this problem and explores the limits in the complexity of evolved circuits.<\/jats:p>","DOI":"10.1145\/1367045.1367063","type":"journal-article","created":{"date-parts":[[2008,7,29]],"date-time":"2008-07-29T13:22:19Z","timestamp":1217337739000},"page":"1-21","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":15,"title":["Evolution of synthetic RTL benchmark circuits with predefined testability"],"prefix":"10.1145","volume":"13","author":[{"given":"Tomas","family":"Pecenka","sequence":"first","affiliation":[{"name":"ON Semiconductor, Roznov pod Radhostem, Czech Republic"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lukas","family":"Sekanina","sequence":"additional","affiliation":[{"name":"Brno University of Technology, Brno, Czech Republic"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zdenek","family":"Kotasek","sequence":"additional","affiliation":[{"name":"Brno University of Technology, Brno, Czech Republic"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2008,7,25]]},"reference":[{"volume-title":"Proceedings of the European Design and Test Conference","author":"Bhatia S.","key":"e_1_2_1_1_1","unstructured":"Bhatia , S. and Jha , N . 1994. Genesis: A behavioral synthesis system for hierarchical testability . In Proceedings of the European Design and Test Conference , Paris. IEEE Computer Society, 272--276. Bhatia, S. and Jha, N. 1994. Genesis: A behavioral synthesis system for hierarchical testability. In Proceedings of the European Design and Test Conference, Paris. IEEE Computer Society, 272--276."},{"key":"e_1_2_1_2_1","volume-title":"Proceedings of the International Symposium on Circuits and Systems (ISCAS)","author":"Brglez F.","year":"1924","unstructured":"Brglez , F. , Bryan , D. , and Kozminski , K . 1989. Combinational profiles of sequential benchmark circuits . In Proceedings of the International Symposium on Circuits and Systems (ISCAS) , Portland, OR. IEEE Computer Society , 1924 --1934. Brglez, F., Bryan, D., and Kozminski, K. 1989. Combinational profiles of sequential benchmark circuits. In Proceedings of the International Symposium on Circuits and Systems (ISCAS), Portland, OR. IEEE Computer Society, 1924--1934."},{"volume-title":"Proceedings of the International Symposium on Circuits and Systems (ISCAS)","author":"Brglez F.","key":"e_1_2_1_3_1","unstructured":"Brglez , F. and Fujiwara , H . 1985. A neutral netlist of 10 combinational benchmark circuits and a target simulator in Fortran . In Proceedings of the International Symposium on Circuits and Systems (ISCAS) , Kyoto, Japan. IEEE Computer Society, 695--698. Brglez, F. and Fujiwara, H. 1985. A neutral netlist of 10 combinational benchmark circuits and a target simulator in Fortran. In Proceedings of the International Symposium on Circuits and Systems (ISCAS), Kyoto, Japan. IEEE Computer Society, 695--698."},{"volume-title":"Proceedings of the IEEE International Conference on Computer Design: VLSI in Computer and Processors. IEEE Computer Society, 463--466","author":"Chen C.-H.","key":"e_1_2_1_4_1","unstructured":"Chen , C.-H. , Wu , C. , and Saab , D. G . 1991. Accessibility analysis on data flow graph: An approach to design for testability . In Proceedings of the IEEE International Conference on Computer Design: VLSI in Computer and Processors. IEEE Computer Society, 463--466 . Chen, C.-H., Wu, C., and Saab, D. G. 1991. Accessibility analysis on data flow graph: An approach to design for testability. In Proceedings of the IEEE International Conference on Computer Design: VLSI in Computer and Processors. IEEE Computer Society, 463--466."},{"volume-title":"Proceedings of the Congress on Evolutionary Computation (CEC)","author":"Corno F.","key":"e_1_2_1_5_1","unstructured":"Corno , F. , Cumani , G. , Reorda , M. S. , and Squillero , G . 2002. Efficient machine-code test-program induction . In Proceedings of the Congress on Evolutionary Computation (CEC) , Honolulu, Hawaii. IEEE, 1486--1491. Corno, F., Cumani, G., Reorda, M. S., and Squillero, G. 2002. Efficient machine-code test-program induction. In Proceedings of the Congress on Evolutionary Computation (CEC), Honolulu, Hawaii. IEEE, 1486--1491."},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/832300.836591"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.867894"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/228370.228380"},{"volume-title":"Proceedings of the Conference on Design Automation and Test in Europe (DATE). IEEE Computer Society","author":"Fernandes J. M.","key":"e_1_2_1_9_1","unstructured":"Fernandes , J. M. , Santos , M. B. , Oliveira , A. L. , and Teixeira , J. C . 2004. A probabilistic method for the computation of testability of RTL constructs . In Proceedings of the Conference on Design Automation and Test in Europe (DATE). IEEE Computer Society , Washington, DC, 176--181. Fernandes, J. M., Santos, M. B., Oliveira, A. L., and Teixeira, J. C. 2004. A probabilistic method for the computation of testability of RTL constructs. In Proceedings of the Conference on Design Automation and Test in Europe (DATE). IEEE Computer Society, Washington, DC, 176--181."},{"volume-title":"Proceedings of the European Conference on Design and Test (EDTC). IEEE Computer Society","author":"Flottes M. L.","key":"e_1_2_1_10_1","unstructured":"Flottes , M. L. , Pires , R. , and Rouzeyre , B . 1997. Analyzing testability from behavioral to RT level . In Proceedings of the European Conference on Design and Test (EDTC). IEEE Computer Society , Washington, DC, 158--164. Flottes, M. L., Pires, R., and Rouzeyre, B. 1997. Analyzing testability from behavioral to RT level. In Proceedings of the European Conference on Design and Test (EDTC). IEEE Computer Society, Washington, DC, 158--164."},{"volume-title":"Proceedings of the 5th NASA\/DoD Workshop on Evolvable Hardware (EH)","author":"Garvie M.","key":"e_1_2_1_11_1","unstructured":"Garvie , M. and Thompson , A . 2003. Evolution of combinatonial and sequential on-line self-diagnosing hardware . In Proceedings of the 5th NASA\/DoD Workshop on Evolvable Hardware (EH) , Chicago, IL. IEEE Computer Society, 177--183. Garvie, M. and Thompson, A. 2003. Evolution of combinatonial and sequential on-line self-diagnosing hardware. In Proceedings of the 5th NASA\/DoD Workshop on Evolvable Hardware (EH), Chicago, IL. IEEE Computer Society, 177--183."},{"volume-title":"ACM\/SIGDA Benchmarks Electron. Newslett","author":"Gloster C.","key":"e_1_2_1_12_1","unstructured":"Gloster , C. 1993. ISCAS'89 addendum benchmark set . In ACM\/SIGDA Benchmarks Electron. Newslett . ACM Press . Gloster, C. 1993. ISCAS'89 addendum benchmark set. In ACM\/SIGDA Benchmarks Electron. Newslett. ACM Press."},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.867889"},{"key":"e_1_2_1_14_1","volume-title":"-J","author":"Hellebrand S.","year":"1994","unstructured":"Hellebrand , S. and Wunderlich , H . -J . 1994 . Synthesis of self-testable controllers. In Proceedings of the European Design and Test Conference. IEEE Computer Society Press , 580--585. Hellebrand, S. and Wunderlich, H.-J. 1994. Synthesis of self-testable controllers. In Proceedings of the European Design and Test Conference. IEEE Computer Society Press, 580--585."},{"volume-title":"Proceedings of the 2nd International Conference on Simulated Adaptive Behaviour. MIT Press, 417--424","author":"Higuchi T.","key":"e_1_2_1_15_1","unstructured":"Higuchi , T. , Niwa , T. , Tanaka , T. , Iba , H. , de Garis , H. , and Furuya , T . 1993. Evolving hardware with genetic learning: A first step towards building a Darwin machine . In Proceedings of the 2nd International Conference on Simulated Adaptive Behaviour. MIT Press, 417--424 . Higuchi, T., Niwa, T., Tanaka, T., Iba, H., de Garis, H., and Furuya, T. 1993. Evolving hardware with genetic learning: A first step towards building a Darwin machine. In Proceedings of the 2nd International Conference on Simulated Adaptive Behaviour. MIT Press, 417--424."},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.800456"},{"volume-title":"Proceedings of the European Design and Test Conference. IEEE Computer Society","author":"Iwama K.","key":"e_1_2_1_17_1","unstructured":"Iwama , K. , Hino , K. , Kurokawa , H. , and Sawada , S . 1997. Random benchmark circuits with controlled attributes . In Proceedings of the European Design and Test Conference. IEEE Computer Society , Washington, DC, 90--97. Iwama, K., Hino, K., Kurokawa, H., and Sawada, S. 1997. Random benchmark circuits with controlled attributes. In Proceedings of the European Design and Test Conference. IEEE Computer Society, Washington, DC, 90--97."},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.828132"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.5555\/1766731.1766738"},{"volume-title":"Proceedings of the IEEE International Test Conference (ITC)","author":"Marinissen E. J.","key":"e_1_2_1_20_1","unstructured":"Marinissen , E. J. , Iyengar , V. , and Chakrabarty , K . 2002. A set of benchmarks for modular testing of SoCs . In Proceedings of the IEEE International Test Conference (ITC) , Baltimore, MD. IEEE Computer Society Press, 519--528. Marinissen, E. J., Iyengar, V., and Chakrabarty, K. 2002. A set of benchmarks for modular testing of SoCs. In Proceedings of the IEEE International Test Conference (ITC), Baltimore, MD. IEEE Computer Society Press, 519--528."},{"key":"e_1_2_1_21_1","unstructured":"Mazumder P. and Rudnick E. 1998. Genetic Algorithms for VLSI Design and Test Automation. Prentice-Hall.   Mazumder P. and Rudnick E. 1998. Genetic Algorithms for VLSI Design and Test Automation. Prentice-Hall."},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1010016313373"},{"key":"e_1_2_1_23_1","series-title":"Lecture Notes in Computer Science","volume-title":"Evolvable Systems: From Biology to Hardware (ICES)","author":"Miller J. F.","year":"1998","unstructured":"Miller , J. F. and Thomson , P . 1998 . Aspects of digital evolution: Geometry and learning. In Proceedings of the 2nd International Conference on Evolvable Systems: From Biology to Hardware (ICES) . Lecture Notes in Computer Science , vol. 1478 , Springer , 25--35. Miller, J. F. and Thomson, P. 1998. Aspects of digital evolution: Geometry and learning. In Proceedings of the 2nd International Conference on Evolvable Systems: From Biology to Hardware (ICES). Lecture Notes in Computer Science, vol. 1478, Springer, 25--35."},{"key":"e_1_2_1_24_1","unstructured":"Pecenka T. 2006. Brno university of technology: Fittest_bench06 benchmarks and cirgen page. http:\/\/www.fit.vutbr.cz\/~pecenka\/cirgen.  Pecenka T. 2006. Brno university of technology: Fittest_bench06 benchmarks and cirgen page. http:\/\/www.fit.vutbr.cz\/~pecenka\/cirgen."},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2006.1649636"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/EH.2005.10"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2006.86"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/299996.300026"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-18609-7"},{"volume-title":"Proceedings of the NASA\/DoD Conference on Evolvable Hardware","author":"Sekanina L.","key":"e_1_2_1_30_1","unstructured":"Sekanina , L. and Ruzicka , R . 2003. Easily testable image operators: The class of circuits where evolution beats engineers . In Proceedings of the NASA\/DoD Conference on Evolvable Hardware , Chicago, IL. IEEE Computer Society, 135--144. Sekanina, L. and Ruzicka, R. 2003. Easily testable image operators: The class of circuits where evolution beats engineers. In Proceedings of the NASA\/DoD Conference on Evolvable Hardware, Chicago, IL. IEEE Computer Society, 135--144."},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.863641"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.5555\/558001"},{"volume-title":"ITC'99 benchmarks web site. http:\/\/www.cad.polito.it\/tools\/itc99","year":"1999","key":"e_1_2_1_34_1","unstructured":"URL-ITC99. 1999 . ITC'99 benchmarks web site. http:\/\/www.cad.polito.it\/tools\/itc99 .html. URL-ITC99. 1999. ITC'99 benchmarks web site. http:\/\/www.cad.polito.it\/tools\/itc99.html."},{"key":"e_1_2_1_35_1","volume-title":"Proceedings of the International Conference on VLSI","author":"Verplaetse P.","year":"2002","unstructured":"Verplaetse , P. , Stroobandt , D. , and Van Campenhout , J. 2002 . Synthetic benchmark circuits for timing-driven physical design applications . In Proceedings of the International Conference on VLSI , Los Vegas, NV. H. Arabnia, ed. CSREA Press, 31--37. Verplaetse, P., Stroobandt, D., and Van Campenhout, J. 2002. Synthetic benchmark circuits for timing-driven physical design applications. In Proceedings of the International Conference on VLSI, Los Vegas, NV. H. Arabnia, ed. CSREA Press, 31--37."},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1007\/11549703_2"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1367045.1367063","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1367045.1367063","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:56:30Z","timestamp":1750254990000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1367045.1367063"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,7]]},"references-count":35,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2008,7]]}},"alternative-id":["10.1145\/1367045.1367063"],"URL":"https:\/\/doi.org\/10.1145\/1367045.1367063","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"type":"print","value":"1084-4309"},{"type":"electronic","value":"1557-7309"}],"subject":[],"published":{"date-parts":[[2008,7]]},"assertion":[{"value":"2007-05-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2008-01-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2008-07-25","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}