{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:38:44Z","timestamp":1750307924125,"version":"3.41.0"},"reference-count":39,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2008,5,1]],"date-time":"2008-05-01T00:00:00Z","timestamp":1209600000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2008,5]]},"abstract":"<jats:p>We explore DTM techniques within the context of uniform and nonuniform SMT workloads. While DVS is suitable for addressing workloads with uniformly high temperatures, for nonuniform workloads, performance loss occurs because of the slowdown of the cooler thread. To address this, we propose and evaluate DTM mechanisms that exploit the steering-based thread management mechanisms inherent in a clustered SMT architecture. We show that in contrast to DVS, which operates globally, our techniques are more effective at controlling temperature for nonuniform workloads. Furthermore, we devise a DTM technique that combines steering and DVS to achieve consistently good performance across all workloads.<\/jats:p>","DOI":"10.1145\/1369396.1369400","type":"journal-article","created":{"date-parts":[[2008,6,3]],"date-time":"2008-06-03T15:11:43Z","timestamp":1212505903000},"page":"1-28","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["Addressing thermal nonuniformity in SMT workloads"],"prefix":"10.1145","volume":"5","author":[{"given":"Jonathan A.","family":"Winter","sequence":"first","affiliation":[{"name":"Cornell University, Ithaca, New York"}]},{"given":"David H.","family":"Albonesi","sequence":"additional","affiliation":[{"name":"Cornell University, Ithaca, New York"}]}],"member":"320","published-online":{"date-parts":[[2008,5,29]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859650"},{"key":"e_1_2_1_2_1","first-page":"171","article-title":"Dynamic thermal management for high-performance microprocessors","volume":"7","author":"Brooks D.","year":"2001","unstructured":"Brooks , D. and Martonosi , M. 2001 . Dynamic thermal management for high-performance microprocessors . In Proceedings of HPCA 7 ( Jan. ), 171 -- 182 .]] Brooks, D. and Martonosi, M. 2001. Dynamic thermal management for high-performance microprocessors. In Proceedings of HPCA 7 (Jan.), 171--182.]]","journal-title":"Proceedings of HPCA"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339657"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360148"},{"volume-title":"Proceedings of ICCD (Oct.), 48--53","author":"Chaparro P.","key":"e_1_2_1_6_1","unstructured":"Chaparro , P. , Gonz\u00e1lez , J. , and Gonz\u00e1lez , A . 2004a. Thermal-aware clustered microarchitectures . In Proceedings of ICCD (Oct.), 48--53 .]] Chaparro, P., Gonz\u00e1lez, J., and Gonz\u00e1lez, A. 2004a. Thermal-aware clustered microarchitectures. In Proceedings of ICCD (Oct.), 48--53.]]"},{"volume-title":"Proceedings of the 1st TACS Workshop (June).]]","author":"Chaparro P.","key":"e_1_2_1_7_1","unstructured":"Chaparro , P. , Gonz\u00e1lez , J. , and Gonz\u00e1lez , A . 2004b. Thermal-effective clustered microarchitectures . In Proceedings of the 1st TACS Workshop (June).]] Chaparro, P., Gonz\u00e1lez, J., and Gonz\u00e1lez, A. 2004b. Thermal-effective clustered microarchitectures. In Proceedings of the 1st TACS Workshop (June).]]"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.12"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2007.1092"},{"key":"e_1_2_1_10_1","first-page":"76","article-title":"Clustered multithreaded architectures\u2014Pursuing both IPC and cycle time","volume":"18","author":"Collins J. D.","year":"2004","unstructured":"Collins , J. D. , and Tullsen , D. M. 2004 . Clustered multithreaded architectures\u2014Pursuing both IPC and cycle time . In Proceedings of IPDPS 18 ( April ), 76 -- 86 .]] Collins, J. D., and Tullsen, D. M. 2004. Clustered multithreaded architectures\u2014Pursuing both IPC and cycle time. In Proceedings of IPDPS 18 (April), 76--86.]]","journal-title":"Proceedings of IPDPS"},{"volume-title":"Proceedings of the 1st PACS Workshop (Nov.).]]","author":"Dhodapkar A.","key":"e_1_2_1_11_1","unstructured":"Dhodapkar , A. , Lim , C. H. , Cai , G. , and Daasch , W. R . 2000. TEM2P2EST: A thermal enabled multi-model power\/performance estimator . In Proceedings of the 1st PACS Workshop (Nov.).]] Dhodapkar, A., Lim, C. H., Cai, G., and Daasch, W. R. 2000. TEM2P2EST: A thermal enabled multi-model power\/performance estimator. In Proceedings of the 1st PACS Workshop (Nov.).]]"},{"volume-title":"Proceedings of the 5th WCED Workshop (June).]]","author":"Donald J.","key":"e_1_2_1_12_1","unstructured":"Donald , J. , and Martonosi , M . 2004. Temperature-aware design issues for SMT and CMP architectures . In Proceedings of the 5th WCED Workshop (June).]] Donald, J., and Martonosi, M. 2004. Temperature-aware design issues for SMT and CMP architectures. In Proceedings of the 5th WCED Workshop (June).]]"},{"volume-title":"Proceedings of the 2nd TACS Workshop (June).]]","author":"Donald J.","key":"e_1_2_1_13_1","unstructured":"Donald , J. and Martonosi , M . 2005. Leveraging simultaneous multithreading for adaptive thermal control . In Proceedings of the 2nd TACS Workshop (June).]] Donald, J. and Martonosi, M. 2005. Leveraging simultaneous multithreading for adaptive thermal control. In Proceedings of the 2nd TACS Workshop (June).]]"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.39"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2005.1430566"},{"volume-title":"Proceedings of the 5th WCED Workshop (June).]]","author":"Ghiasi S.","key":"e_1_2_1_16_1","unstructured":"Ghiasi , S. and Grunwald , D . 2004. Design choices for thermal control in dual-core processors . In Proceedings of the 5th WCED Workshop (June).]] Ghiasi, S. and Grunwald, D. 2004. Design choices for thermal control in dual-core processors. In Proceedings of the 5th WCED Workshop (June).]]"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.16"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871561"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360149"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147052"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1006209.1006254"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1013235.1013251"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.25"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871560"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.850860"},{"volume-title":"Proceedings of ISQED (March). 517--522","author":"Lim C. H.","key":"e_1_2_1_26_1","unstructured":"Lim , C. H. , Daasch , W. R. , and Cai , G . 2002. A thermal-aware superscalar microprocessor . In Proceedings of ISQED (March). 517--522 .]] Lim, C. H., Daasch, W. R., and Cai, G. 2002. A thermal-aware superscalar microprocessor. In Proceedings of ISQED (March). 517--522.]]"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024424"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2005.14"},{"key":"e_1_2_1_29_1","first-page":"15","article-title":"The impact of resource partitioning on SMT processors","volume":"12","author":"Raasch S.","year":"2003","unstructured":"Raasch , S. and Reinhardt , S. 2003 . The impact of resource partitioning on SMT processors . In Proceedings of PACT 12 ( Sept. ), 15 -- 26 .]] Raasch, S. and Reinhardt, S. 2003. The impact of resource partitioning on SMT processors. In Proceedings of PACT 12 (Sept.), 15--26.]]","journal-title":"Proceedings of PACT"},{"volume-title":"Digital Integrated Circuits: A Design Perspective","author":"Rabaey J. M.","key":"e_1_2_1_30_1","unstructured":"Rabaey , J. M. 1995. Digital Integrated Circuits: A Design Perspective . Prentice-Hall , Englewood Cliffs, NJ .]] Rabaey, J. M. 1995. Digital Integrated Circuits: A Design Perspective. Prentice-Hall, Englewood Cliffs, NJ.]]"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1006209.1006238"},{"key":"e_1_2_1_32_1","unstructured":"Semiconductor Industry Association. 2003. International Technology Roadmap for Semiconductors --2003 Edition. In http:\/\/www.itrs.net\/Links\/2003ITRS\/Home2003.htm.]]  Semiconductor Industry Association. 2003. International Technology Roadmap for Semiconductors --2003 Edition. In http:\/\/www.itrs.net\/Links\/2003ITRS\/Home2003.htm.]]"},{"volume-title":"Proceedings of ICCD (Sept.). 199--206","author":"Seng J. S.","key":"e_1_2_1_33_1","unstructured":"Seng , J. S. , Tullsen , D. M. , and Cai , G. Z. N. 2000. Power-sensitive multithreaded architecture . In Proceedings of ICCD (Sept.). 199--206 .]] Seng, J. S., Tullsen, D. M., and Cai, G. Z. N. 2000. Power-sensitive multithreaded architecture. In Proceedings of ICCD (Sept.). 199--206.]]"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.5555\/968878.969045"},{"key":"e_1_2_1_35_1","unstructured":"Skadron K. 2006. Personal communication.]]  Skadron K. 2006. Personal communication.]]"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859620"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/232973.232993"},{"key":"e_1_2_1_38_1","volume-title":"Technical Report CS-2003-05 (March).]]","author":"Zhang Y.","year":"2003","unstructured":"Zhang , Y. , Parikh , D. , Sankaranarayanan , K. , Skadron , K. , and Stan , M . 2003 . HotLeakage: A temperature-aware model of subthreshold and gate leakage for architects. The University of Virginia, Department of Computer Science , Technical Report CS-2003-05 (March).]] Zhang, Y., Parikh, D., Sankaranarayanan, K., Skadron, K., and Stan, M. 2003. HotLeakage: A temperature-aware model of subthreshold and gate leakage for architects. The University of Virginia, Department of Computer Science, Technical Report CS-2003-05 (March).]]"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.910816"}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1369396.1369400","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1369396.1369400","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T14:51:43Z","timestamp":1750258303000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1369396.1369400"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,5]]},"references-count":39,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2008,5]]}},"alternative-id":["10.1145\/1369396.1369400"],"URL":"https:\/\/doi.org\/10.1145\/1369396.1369400","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"type":"print","value":"1544-3566"},{"type":"electronic","value":"1544-3973"}],"subject":[],"published":{"date-parts":[[2008,5]]},"assertion":[{"value":"2007-03-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2007-08-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2008-05-29","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}