{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:11:30Z","timestamp":1763467890207,"version":"3.41.0"},"reference-count":25,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2008,6,1]],"date-time":"2008-06-01T00:00:00Z","timestamp":1212278400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100000266","name":"Engineering and Physical Sciences Research Council","doi-asserted-by":"publisher","award":["EP\/C549481\/1"],"award-info":[{"award-number":["EP\/C549481\/1"]}],"id":[{"id":"10.13039\/501100000266","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Reconfigurable Technol. Syst."],"published-print":{"date-parts":[[2008,6]]},"abstract":"<jats:p>Variations in the semiconductor fabrication process results in differences in parameters between transistors on the same die, a problem exacerbated by lithographic scaling. Field-Programmable Gate Arrays may be able to compensate for within-die delay variability, by judicious use of reconfigurability. This article presents two strategies for compensating within-die stochastic delay variability by using reconfiguration: reconfiguring the entire FPGA, and relocating subcircuits within an FPGA. Analytical models for the theoretical bounds on the achievable gains are derived for both strategies and compared to models for worst-case design as well as statistical static timing analysis (SSTA). All models are validated by comparison to circuit-level Monte Carlo simulations. It is demonstrated that significant improvements in circuit yield and timing are possible using SSTA alone, and these improvements can be enhanced by employing reconfiguration-based techniques.<\/jats:p>","DOI":"10.1145\/1371579.1371582","type":"journal-article","created":{"date-parts":[[2009,1,13]],"date-time":"2009-01-13T13:15:48Z","timestamp":1231852548000},"page":"1-28","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":12,"title":["Parametric Yield Modeling and Simulations of FPGA Circuits Considering Within-Die Delay Variations"],"prefix":"10.1145","volume":"1","author":[{"given":"Pete","family":"Sedcole","sequence":"first","affiliation":[{"name":"Imperial College London"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter Y. K.","family":"Cheung","sequence":"additional","affiliation":[{"name":"Imperial College London"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2008,6]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1025126030727"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.813457"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/16.974757"},{"key":"e_1_2_1_4_1","volume-title":"VPR: A new packing, placement and routing tool for FPGA research. In Proceedings of the Field-Programmable Logic and Applications","author":"Betz V.","year":"1997","unstructured":"Betz , V. and Rose , J . 1997 . VPR: A new packing, placement and routing tool for FPGA research. In Proceedings of the Field-Programmable Logic and Applications . Springer . Betz, V. and Rose, J. 1997. VPR: A new packing, placement and routing tool for FPGA research. In Proceedings of the Field-Programmable Logic and Applications. Springer."},{"volume-title":"Proceedings of the IEEE International ASIC\/SOC Conference.","author":"Cao Y.","key":"e_1_2_1_5_1","unstructured":"Cao , Y. , Gupta , P. , Kahng , A. B. , Sylvester , D. , and Yang , J . 2002. Design sensitivities to variability: Extrapolations and assessments in nanometer VLSI . In Proceedings of the IEEE International ASIC\/SOC Conference. Cao, Y., Gupta, P., Kahng, A. B., Sylvester, D., and Yang, J. 2002. Design sensitivities to variability: Extrapolations and assessments in nanometer VLSI. In Proceedings of the IEEE International ASIC\/SOC Conference."},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1207\/s15327906mbr0102_10"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065604"},{"volume-title":"Proceedings of the IEEE International Workshop on Electronic Design, Test and Applications.","author":"Girard P.","key":"e_1_2_1_8_1","unstructured":"Girard , P. , H\u00e9ron , O. , Pravossoudovitch , S. , and Renovell , M . 2004. High quality TPG for delay faults in look-up tables of FPGAs . In Proceedings of the IEEE International Workshop on Electronic Design, Test and Applications. Girard, P., H\u00e9ron, O., Pravossoudovitch, S., and Renovell, M. 2004. High quality TPG for delay faults in look-up tables of FPGAs. In Proceedings of the IEEE International Workshop on Electronic Design, Test and Applications."},{"volume-title":"Proceedings of the IEEE International Test Conference.","author":"Harris I. G.","key":"e_1_2_1_9_1","unstructured":"Harris , I. G. , Menon , P. R. , and Tessier , R . 2001. BIST-based delay path testing in FPGA architectures . In Proceedings of the IEEE International Test Conference. Harris, I. G., Menon, P. R., and Tessier, R. 2001. BIST-based delay path testing in FPGA architectures. In Proceedings of the IEEE International Test Conference."},{"volume-title":"Proceedings of the IEEE Custom Integrated Circuits Conference.","author":"Katsuki K.","key":"e_1_2_1_10_1","unstructured":"Katsuki , K. , Kotani , M. , Kobayashi , K. , and Onodera , H . 2005. A yield and speed enhancement scheme under within-die variations on 90nm LUT array . In Proceedings of the IEEE Custom Integrated Circuits Conference. Katsuki, K., Kotani, M., Kobayashi, K., and Onodera, H. 2005. A yield and speed enhancement scheme under within-die variations on 90nm LUT array. In Proceedings of the IEEE Custom Integrated Circuits Conference."},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118331"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1232251"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45234-8_80"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2004.831934"},{"volume-title":"Proceedings of the Field-Programmable Logic and Applications. IEEE.","author":"Lin Y.","key":"e_1_2_1_15_1","unstructured":"Lin , Y. , Hutton , M. , and He , L . 2006. Placement and timing for FPGAs considering variations . In Proceedings of the Field-Programmable Logic and Applications. IEEE. Lin, Y., Hutton, M., and He, L. 2006. Placement and timing for FPGAs considering variations. In Proceedings of the Field-Programmable Logic and Applications. IEEE."},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1216919.1216948"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147069"},{"key":"e_1_2_1_18_1","volume-title":"Proceedings of the IEEE International Symposium on Quality Electronic Design.","author":"Nassif S. R.","year":"2000","unstructured":"Nassif , S. R. 2000 . Design for variability in DSM technologies . In Proceedings of the IEEE International Symposium on Quality Electronic Design. Nassif, S. R. 2000. Design for variability in DSM technologies. In Proceedings of the IEEE International Symposium on Quality Electronic Design."},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20050176"},{"volume-title":"Proceedings of the IEEE International Conference on Field Programmable Technology.","author":"Sedcole P.","key":"e_1_2_1_20_1","unstructured":"Sedcole , P. and Cheung , P. Y. K. 2006. Within-die delay variability in 90nm FPGAs and beyond . In Proceedings of the IEEE International Conference on Field Programmable Technology. Sedcole, P. and Cheung, P. Y. K. 2006. Within-die delay variability in 90nm FPGAs and beyond. In Proceedings of the IEEE International Conference on Field Programmable Technology."},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1216919.1216949"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775921"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996663"},{"volume-title":"Proceedings of the International Conference on Computer-Aided Design.","author":"Wong H.-Y.","key":"e_1_2_1_24_1","unstructured":"Wong , H.-Y. , Cheng , L. , Lin , Y. , and He , L . 2005. FPGA device and architecture evaluation considering process variation . In Proceedings of the International Conference on Computer-Aided Design. Wong, H.-Y., Cheng, L., Lin, Y., and He, L. 2005. FPGA device and architecture evaluation considering process variation. In Proceedings of the International Conference on Computer-Aided Design."},{"volume-title":"Proceedings of the European Solid-State Circuits Conference.","author":"Zhao W.","key":"e_1_2_1_25_1","unstructured":"Zhao , W. , Liu , F. , Agarwal , K. , Acharyya , D. , Nassif , S. , Nowka , K. , and Cao , Y . 2007. Rigorous extraction of process variations for 65nm CMOS design . In Proceedings of the European Solid-State Circuits Conference. Zhao, W., Liu, F., Agarwal, K., Acharyya, D., Nassif, S., Nowka, K., and Cao, Y. 2007. Rigorous extraction of process variations for 65nm CMOS design. In Proceedings of the European Solid-State Circuits Conference."}],"container-title":["ACM Transactions on Reconfigurable Technology and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1371579.1371582","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1371579.1371582","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:56:21Z","timestamp":1750254981000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1371579.1371582"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,6]]},"references-count":25,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2008,6]]}},"alternative-id":["10.1145\/1371579.1371582"],"URL":"https:\/\/doi.org\/10.1145\/1371579.1371582","relation":{},"ISSN":["1936-7406","1936-7414"],"issn-type":[{"type":"print","value":"1936-7406"},{"type":"electronic","value":"1936-7414"}],"subject":[],"published":{"date-parts":[[2008,6]]},"assertion":[{"value":"2007-05-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2008-04-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2008-06-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}