{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:45:48Z","timestamp":1772163948392,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":52,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,6,2]],"date-time":"2008-06-02T00:00:00Z","timestamp":1212364800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,6,2]]},"DOI":"10.1145\/1375457.1375484","type":"proceedings-article","created":{"date-parts":[[2008,6,10]],"date-time":"2008-06-10T10:13:22Z","timestamp":1213092802000},"page":"229-240","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":27,"title":["HMTT"],"prefix":"10.1145","author":[{"given":"Yungang","family":"Bao","sequence":"first","affiliation":[{"name":"Chinese Academy of Sciences, Beijing, China"}]},{"given":"Mingyu","family":"Chen","sequence":"additional","affiliation":[{"name":"Chinese Academy of Sciences, Beijing, China"}]},{"given":"Yuan","family":"Ruan","sequence":"additional","affiliation":[{"name":"Chinese Academy of Sciences, Beijing, China"}]},{"given":"Li","family":"Liu","sequence":"additional","affiliation":[{"name":"Chinese Academy of Sciences, Beijing, China"}]},{"given":"Jianping","family":"Fan","sequence":"additional","affiliation":[{"name":"Chinese Academy of Sciences, Beijing, China"}]},{"given":"Qingbo","family":"Yuan","sequence":"additional","affiliation":[{"name":"Chinese Academy of Sciences, Beijing, China"}]},{"given":"Bo","family":"Song","sequence":"additional","affiliation":[{"name":"Chinese Academy of Sciences, Beijing, China"}]},{"given":"Jianwei","family":"Xu","sequence":"additional","affiliation":[{"name":"Chinese Academy of Sciences, Beijing, China"}]}],"member":"320","published-online":{"date-parts":[[2008,6,2]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"DyninstAPI. http:\/\/www.dyninst.org\/.  DyninstAPI. http:\/\/www.dyninst.org\/."},{"key":"e_1_3_2_1_2_1","volume-title":"Intel Itanium2 Processor-Reference Manual","author":"Intel Corp.","year":"2004","unstructured":"Intel Corp. Intel Itanium2 Processor-Reference Manual , 2004 . Intel Corp. Intel Itanium2 Processor-Reference Manual, 2004."},{"key":"e_1_3_2_1_3_1","volume-title":"Double Data Rate (DDR) SDRAM Specification","author":"JEDEC SOLID STATE TECHNOLOGY","year":"2004","unstructured":"JEDEC SOLID STATE TECHNOLOGY ASSOCIATION. Double Data Rate (DDR) SDRAM Specification . Jan 2004 . JEDEC SOLID STATE TECHNOLOGY ASSOCIATION. Double Data Rate (DDR) SDRAM Specification. Jan 2004."},{"key":"e_1_3_2_1_4_1","unstructured":"Linux Trace Toolkit Next Generation. http:\/\/ltt.polymtl.ca\/.  Linux Trace Toolkit Next Generation. http:\/\/ltt.polymtl.ca\/."},{"key":"e_1_3_2_1_5_1","unstructured":"M5. http:\/\/m5.eecs.umich.edu\/.  M5. http:\/\/m5.eecs.umich.edu\/."},{"key":"e_1_3_2_1_6_1","unstructured":"O-Profile. http:\/\/oprofile.sourceforge.net\/.  O-Profile. http:\/\/oprofile.sourceforge.net\/."},{"key":"e_1_3_2_1_7_1","unstructured":"PIN. http:\/\/rogue.colorado.edu\/pin\/.  PIN. http:\/\/rogue.colorado.edu\/pin\/."},{"key":"e_1_3_2_1_8_1","unstructured":"RAMP. http:\/\/ramp.eecs.berkeley.edu\/.  RAMP. http:\/\/ramp.eecs.berkeley.edu\/."},{"key":"e_1_3_2_1_9_1","unstructured":"SimpleScalar 3.0. http:\/\/www.simplescalar.com\/.  SimpleScalar 3.0. http:\/\/www.simplescalar.com\/."},{"key":"e_1_3_2_1_10_1","unstructured":"Valgrind. http:\/\/valgrind.org\/.  Valgrind. http:\/\/valgrind.org\/."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.381947"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/945445.945462"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/279358.279363"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.347997"},{"key":"e_1_3_2_1_15_1","volume-title":"Technique Reprot","author":"Barroso L. A.","year":"1999","unstructured":"L. A. Barroso . Design and Evaluation of Architectures for Commercial Applications . Technique Reprot , 1999 . L. A. Barroso. Design and Evaluation of Architectures for Commercial Applications. Technique Reprot, 1999."},{"key":"e_1_3_2_1_16_1","volume-title":"Fast and Portable Dynamic Translator. Usenix Annual Technical Conference","author":"Bellard Fabrice","year":"2005","unstructured":"Fabrice Bellard . QEMU , a Fast and Portable Dynamic Translator. Usenix Annual Technical Conference , April 2005 . Fabrice Bellard. QEMU, a Fast and Portable Dynamic Translator. Usenix Annual Technical Conference, April 2005."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1134760.1220164"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1254810.1254830"},{"key":"e_1_3_2_1_19_1","volume-title":"IEEE 6th Annual Workshop on Workload Characterization","author":"Chalainanont Nirut","year":"2003","unstructured":"Nirut Chalainanont , Eriko Nurvitadhi , Roger Morrison , Lixin Su , Kingsum Chow , Shih-Lien Lu , and Konrad Lai . Real-time L3 Cache Simulations Using the Programmable Hardware-Assisted Cache Emulator (PHA$E). IEEE 6th Annual Workshop on Workload Characterization , 2003 . Nirut Chalainanont, Eriko Nurvitadhi, Roger Morrison, Lixin Su, Kingsum Chow, Shih-Lien Lu, and Konrad Lai. Real-time L3 Cache Simulations Using the Programmable Hardware-Assisted Cache Emulator (PHA$E). IEEE 6th Annual Workshop on Workload Characterization, 2003."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168893"},{"key":"e_1_3_2_1_21_1","volume-title":"Proceedings of the 2007 USENIX Annual Technical Conference","author":"Ding Xiaoning","year":"2007","unstructured":"Xiaoning Ding , Song Jiang , Feng Chen , Kei Davis , and Xiaodong Zhang . DiskSeen : exploiting disk layout and access history to enhance I\/O prefetch . Proceedings of the 2007 USENIX Annual Technical Conference , 2007 . Xiaoning Ding, Song Jiang, Feng Chen, Kei Davis, and Xiaodong Zhang. DiskSeen: exploiting disk layout and access history to enhance I\/O prefetch. Proceedings of the 2007 USENIX Annual Technical Conference, 2007."},{"key":"e_1_3_2_1_22_1","volume-title":"The Collection of Complete Traces. Computer Performance Evaluation '92: Modeling Techniques and Tools","author":"Flanagan J. K.","year":"1993","unstructured":"J. K. Flanagan , B. E. Nelson , J. K Archibald , K. S. Grimsrud . BACH : BYU Address Collection Hardware , The Collection of Complete Traces. Computer Performance Evaluation '92: Modeling Techniques and Tools , August 1993 . J. K. Flanagan, B. E. Nelson, J. K Archibald, K. S. Grimsrud. BACH: BYU Address Collection Hardware, The Collection of Complete Traces. Computer Performance Evaluation '92: Modeling Techniques and Tools, August 1993."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1016\/0141-9331(93)90028-6"},{"key":"e_1_3_2_1_24_1","volume-title":"MIT","author":"Grossman J. P.","year":"2002","unstructured":"J. P. Grossman . A Systolic Array for Implementing LRU Replacement. Technical Memo , MIT , 2002 . J. P. Grossman. A Systolic Array for Implementing LRU Replacement. Technical Memo, MIT, 2002."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1117201.1117211"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.32"},{"key":"e_1_3_2_1_27_1","author":"Iyer J.","unstructured":"J. Iyer , C. L. Hall , J. Shi , Y. Huang . System memory power and thermal management in platforms built on Intel\u00ae Centrino\u00ae Duo mobile technology. Intel Technology Journal. J. Iyer, C. L. Hall, J. Shi, Y. Huang. System memory power and thermal management in platforms built on Intel\u00ae Centrino\u00ae Duo mobile technology. Intel Technology Journal.","journal-title":"Journal."},{"key":"e_1_3_2_1_28_1","volume-title":"FAST","author":"Jiang Song","year":"2005","unstructured":"Song Jiang , Xiaoning Ding , Feng Chen , Enhua Tan , and Xiaodong Zhang . DULO : an effective buffer cache management scheme to exploit both temporal and spatial localities . FAST , 2005 . Song Jiang, Xiaoning Ding, Feng Chen, Enhua Tan, and Xiaodong Zhang. DULO: an effective buffer cache management scheme to exploit both temporal and spatial localities. FAST, 2005."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/285930.285998"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605405"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250701"},{"key":"e_1_3_2_1_32_1","volume-title":"HPCA","author":"Lin Jiang","year":"2008","unstructured":"Jiang Lin , Qingda Lu , Xiaoning Ding , Zhao Zhang , Xiaodong Zhang , and P. Sadayappan . Gaining insights into multicore cache partitioning: bridging the gap between simulation and real systems . HPCA , 2008 . Jiang Lin, Qingda Lu, Xiaoning Ding, Zhao Zhang, Xiaodong Zhang, and P. Sadayappan. Gaining insights into multicore cache partitioning: bridging the gap between simulation and real systems. HPCA, 2008."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1216919.1216927"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/1048935.1050199"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/378993.378999"},{"key":"e_1_3_2_1_37_1","volume":"10","author":"Neiger Gil","year":"2006","unstructured":"Gil Neiger , Amy Santoni , Felix Leung , Dion Rodgers , Rich Uhlig. Intel Virtualization Technology: Hardware Support for Efficient Processor Virtualization. Intel Technology Journal , vol. 10 , August 2006 . Gil Neiger, Amy Santoni, Felix Leung, Dion Rodgers, Rich Uhlig. Intel Virtualization Technology: Hardware Support for Efficient Processor Virtualization. Intel Technology Journal, vol. 10, August 2006.","journal-title":"Rich Uhlig. Intel Virtualization Technology: Hardware Support for Efficient Processor Virtualization. Intel Technology Journal"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/191995.192014"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379245"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/88.473612"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/224056.224078"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024414"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859657"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/C-M.1978.218016"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/178243.178260"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105748"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859663"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.5555\/862895.883871"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"e_1_3_2_1_51_1","volume-title":"High Performance Computing Asia","author":"Youn Hyung-Min","year":"1997","unstructured":"Hyung-Min Youn , Gi-Ho Park , Kil-Whan Lee , Tack-Don Han , Shin-Dug Kim , and Sung-Bong Yang . Reconfigurable Address Collector and Flying Cache Simulator . High Performance Computing Asia , April 1997 . Hyung-Min Youn, Gi-Ho Park, Kil-Whan Lee, Tack-Don Han, Shin-Dug Kim, and Sung-Bong Yang. Reconfigurable Address Collector and Flying Cache Simulator. High Performance Computing Asia, April 1997."},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/254180.254184"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.966490"}],"event":{"name":"SIGMETRICS08: ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems","location":"Annapolis MD USA","acronym":"SIGMETRICS08","sponsor":["SIGMETRICS ACM Special Interest Group on Measurement and Evaluation","ACM Association for Computing Machinery"]},"container-title":["Proceedings of the 2008 ACM SIGMETRICS international conference on Measurement and modeling of computer systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1375457.1375484","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1375457.1375484","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:57:36Z","timestamp":1750240656000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1375457.1375484"}},"subtitle":["a platform independent full-system memory trace monitoring system"],"short-title":[],"issued":{"date-parts":[[2008,6,2]]},"references-count":52,"alternative-id":["10.1145\/1375457.1375484","10.1145\/1375457"],"URL":"https:\/\/doi.org\/10.1145\/1375457.1375484","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1384529.1375484","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2008,6,2]]},"assertion":[{"value":"2008-06-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}