{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:32:41Z","timestamp":1761323561196,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,6,7]],"date-time":"2008-06-07T00:00:00Z","timestamp":1212796800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,6,7]]},"DOI":"10.1145\/1375527.1375571","type":"proceedings-article","created":{"date-parts":[[2008,6,10]],"date-time":"2008-06-10T14:13:22Z","timestamp":1213107202000},"page":"299-308","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":30,"title":["CUBA"],"prefix":"10.1145","author":[{"given":"Isaac","family":"Gelado","sequence":"first","affiliation":[{"name":"Universitat Politecnica de Catalunya, Barcelona, Spain"}]},{"given":"John H.","family":"Kelm","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign, Urbana, IL, USA"}]},{"given":"Shane","family":"Ryoo","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign, Urbana, IL, USA"}]},{"given":"Steven S.","family":"Lumetta","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign, Urbana, IL, USA"}]},{"given":"Nacho","family":"Navarro","sequence":"additional","affiliation":[{"name":"Universit\u00e4t Politecnica de Catalunya, Barcelona, Spain"}]},{"given":"Wen-mei W.","family":"Hwu","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign, Urbana, IL, USA"}]}],"member":"320","published-online":{"date-parts":[[2008,6,7]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"AMD64 Architecture Programmer's Manual","author":"Staff AMD","year":"2006","unstructured":"AMD Staff . AMD64 Architecture Programmer's Manual . AMD Corporation , Sept. 2006 . AMD Staff. AMD64 Architecture Programmer's Manual. AMD Corporation, Sept. 2006."},{"key":"e_1_3_2_1_2_1","volume-title":"Hyper-Transport System Architecture","author":"Anderson D.","year":"2003","unstructured":"D. Anderson . Hyper-Transport System Architecture . Addison-Wesley Professional , 2003 . D. Anderson. Hyper-Transport System Architecture. Addison-Wesley Professional, 2003."},{"key":"e_1_3_2_1_3_1","first-page":"135146","volume-title":"Reconfigurable Technology","author":"Enzler R.","year":"2001","unstructured":"R. Enzler , M. Platzer , C. Plessl , L. Thiele , and G. Troester . Reconfigurable processors for handhelds and wearables: Application analysis . In Reconfigurable Technology , pages 135146 , Denver, CO, USA , Aug. 2001 . R. Enzler, M. Platzer, C. Plessl, L. Thiele, and G. Troester. Reconfigurable processors for handhelds and wearables: Application analysis. In Reconfigurable Technology, pages 135146, Denver, CO, USA, Aug. 2001."},{"key":"e_1_3_2_1_4_1","volume-title":"Cray User Group Conference","author":"Fahey M.","year":"2005","unstructured":"M. Fahey , S. Alam , T. Dunigan Jr , J. Vetter , and P. Worley . Early Evaluation of the Cray XD1 . Cray User Group Conference , 2005 . M. Fahey, S. Alam, T. Dunigan Jr, J. Vetter, and P. Worley. Early Evaluation of the Cray XD1. Cray User Group Conference, 2005."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.41"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/998300.997199"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968304"},{"key":"e_1_3_2_1_8_1","first-page":"8796","volume-title":"FCCM","author":"Hauck S.","unstructured":"S. Hauck , T. W. Fry , M. M. Hosler , and J. P. Kao . The Chimaera reconfigurable functional unit . In FCCM , pages 8796 . IEEE Computer Society Press, 1997. S. Hauck, T. W. Fry, M. M. Hosler, and J. P. Kao. The Chimaera reconfigurable functional unit. In FCCM, pages 8796. IEEE Computer Society Press, 1997."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/549928.795741"},{"key":"e_1_3_2_1_10_1","volume-title":"AMD and HP: Protocol enhacements for tightly coupled accelerators","author":"Hummel M.","year":"2007","unstructured":"M. Hummel , M. Krause , and D. O'Flaherty . AMD and HP: Protocol enhacements for tightly coupled accelerators . Press Release , 2007 . M. Hummel, M. Krause, and D. O'Flaherty. AMD and HP: Protocol enhacements for tightly coupled accelerators. Press Release, 2007."},{"key":"e_1_3_2_1_11_1","volume-title":"Intel","author":"Staff Intel","year":"2007","unstructured":"Intel Staff . Intel 64 and IA-32 Architectures Software Developer's Manuals . Intel , May 2007 . Intel Staff. Intel 64 and IA-32 Architectures Software Developer's Manuals. Intel, May 2007."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296446"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/1299042.1299058"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.946678"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/224538.224569"},{"key":"e_1_3_2_1_16_1","volume-title":"Mar.","author":"Staff MIPS","year":"2001","unstructured":"MIPS Staff . MIPS32 Architecture for Programmers. MIPS Technologies , Mar. 2001 . MIPS Staff. MIPS32 Architecture for Programmers. MIPS Technologies, Mar. 2001."},{"key":"e_1_3_2_1_17_1","unstructured":"J. Renau B. Fragela J. Tuck W. Liu L. Ceze S. Sarangi P. Sack K. Strauss and P. Montesinos. SESC simulator. http:\/\/sesc.sourceforge.net Jan. 2005.  J. Renau B. Fragela J. Tuck W. Liu L. Ceze S. Sarangi P. Sack K. Strauss and P. Montesinos. SESC simulator. http:\/\/sesc.sourceforge.net Jan. 2005."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1345206.1345220"},{"key":"e_1_3_2_1_19_1","volume-title":"ARM Architecture Reference Manual","author":"Seal D.","year":"2000","unstructured":"D. Seal . ARM Architecture Reference Manual . Addison-Wesley Longman Pusblishing Co., Inc. , Boston, MA, USA , 2000 . D. Seal. ARM Architecture Reference Manual. Addison-Wesley Longman Pusblishing Co., Inc., Boston, MA, USA, 2000."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.859540"},{"volume-title":"Oct.","year":"2005","key":"e_1_3_2_1_21_1","unstructured":"Xilinx. Virtex-II Pro and Virtex-II Pro X Plaform FPGAs: Complete Data Sheet , Oct. 2005 . Xilinx. Virtex-II Pro and Virtex-II Pro X Plaform FPGAs: Complete Data Sheet, Oct. 2005."}],"event":{"name":"ICS08: International Conference on Supercomputing","sponsor":["ACM Association for Computing Machinery","SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Island of Kos Greece","acronym":"ICS08"},"container-title":["Proceedings of the 22nd annual international conference on Supercomputing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1375527.1375571","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1375527.1375571","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:57:37Z","timestamp":1750255057000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1375527.1375571"}},"subtitle":["an architecture for efficient CPU\/co-processor data communication"],"short-title":[],"issued":{"date-parts":[[2008,6,7]]},"references-count":21,"alternative-id":["10.1145\/1375527.1375571","10.1145\/1375527"],"URL":"https:\/\/doi.org\/10.1145\/1375527.1375571","relation":{},"subject":[],"published":{"date-parts":[[2008,6,7]]},"assertion":[{"value":"2008-06-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}