{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:45:48Z","timestamp":1772163948896,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":40,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,6,12]],"date-time":"2008-06-12T00:00:00Z","timestamp":1213228800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,6,12]]},"DOI":"10.1145\/1375657.1375670","type":"proceedings-article","created":{"date-parts":[[2008,6,17]],"date-time":"2008-06-17T09:49:02Z","timestamp":1213696142000},"page":"89-100","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":23,"title":["FaCSim"],"prefix":"10.1145","author":[{"given":"Jaejin","family":"Lee","sequence":"first","affiliation":[{"name":"Seoul National University, Seoul, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Junghyun","family":"Kim","sequence":"additional","affiliation":[{"name":"Seoul National University, Seoul, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Choonki","family":"Jang","sequence":"additional","affiliation":[{"name":"Seoul National University, Seoul, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seungkyun","family":"Kim","sequence":"additional","affiliation":[{"name":"Seoul National University, Seoul, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bernhard","family":"Egger","sequence":"additional","affiliation":[{"name":"Samsung Institute of Technology, Yongin-si, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kwangsub","family":"Kim","sequence":"additional","affiliation":[{"name":"LG Electronics, Seoul, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"SangYong","family":"Han","sequence":"additional","affiliation":[{"name":"Seoul National University, Seoul, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2008,6,12]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/349299.349303"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.7"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/1331699.1331723"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/183018.183032"},{"key":"e_1_3_2_1_5_1","unstructured":"The Embedded Microprocessor Benchmark Consortium. EEMBC Benchmark Suite. http:\/\/www.eembc.com 2008.  The Embedded Microprocessor Benchmark Consortium. EEMBC Benchmark Suite. http:\/\/www.eembc.com 2008."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2006.14"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982918"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1289881.1289885"},{"key":"e_1_3_2_1_9_1","unstructured":"Intel. VTune Performance Analyzer. http:\/\/www.intel.com 2008.  Intel. VTune Performance Analyzer. http:\/\/www.intel.com 2008."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISORC.2007.31"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1289816.1289837"},{"key":"e_1_3_2_1_12_1","volume-title":"USA","author":"Lauterbach Gary","year":"1993","unstructured":"Gary Lauterbach . Accelerating architectural simulation by parallel execution of trace samples. Technical report, Mountain View, CA , USA , 1993 . Gary Lauterbach. Accelerating architectural simulation by parallel execution of trace samples. Technical report, Mountain View, CA, USA, 1993."},{"key":"e_1_3_2_1_13_1","volume-title":"ARM926EJ-S Techinical Reference Manual","author":"Limited ARM","year":"2003","unstructured":"ARM Limited . ARM926EJ-S Techinical Reference Manual , 2003 . http:\/\/infocenter.arm.com. ARM Limited. ARM926EJ-S Techinical Reference Manual, 2003. http:\/\/infocenter.arm.com."},{"key":"e_1_3_2_1_14_1","volume-title":"ARM9E-S Core Techinical Reference Manual","author":"Limited ARM","year":"2004","unstructured":"ARM Limited . ARM9E-S Core Techinical Reference Manual , 2004 . http:\/\/infocenter.arm.com. ARM Limited. ARM9E-S Core Techinical Reference Manual, 2004. http:\/\/infocenter.arm.com."},{"key":"e_1_3_2_1_15_1","volume-title":"ARM Architecture Reference Manual","author":"Limited ARM","year":"2005","unstructured":"ARM Limited . ARM Architecture Reference Manual , 2005 . http:\/\/infocenter.arm.com. ARM Limited. ARM Architecture Reference Manual, 2005. http:\/\/infocenter.arm.com."},{"key":"e_1_3_2_1_16_1","volume-title":"Verstile Application Baseboard for ARM926EJ-S User Guide","author":"Limited ARM","year":"2006","unstructured":"ARM Limited . Verstile Application Baseboard for ARM926EJ-S User Guide , 2006 . http:\/\/infocenter.arm.com. ARM Limited. Verstile Application Baseboard for ARM926EJ-S User Guide, 2006. http:\/\/infocenter.arm.com."},{"key":"e_1_3_2_1_17_1","volume-title":"Version 1.4.3","author":"Limited ARM","year":"2007","unstructured":"ARM Limited . RealView ARMulator ISS User Guide , Version 1.4.3 , 2007 . http:\/\/infocenter.arm.com. ARM Limited. RealView ARMulator ISS User Guide, Version 1.4.3, 2007. http:\/\/infocenter.arm.com."},{"key":"e_1_3_2_1_18_1","volume-title":"http:\/\/www.iss.rwth-aachen.de\/lisa\/","author":"Instruction Set Architecture LISA","year":"2001","unstructured":"LISA - Language for Instruction Set Architecture . http:\/\/www.iss.rwth-aachen.de\/lisa\/ , 2001 . LISA - Language for Instruction Set Architecture. http:\/\/www.iss.rwth-aachen.de\/lisa\/, 2001."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/511334.511349"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1002\/spe.4380210807"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.768496"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/513918.513927"},{"key":"e_1_3_2_1_25_1","first-page":"27","volume-title":"HPCA ?06: Proceedings of the 12th International Symposium on High-Performance Computer Architecture","author":"Penry David A.","year":"2006","unstructured":"David A. Penry , Daniel Fay , David Hodgdon , Ryan Wells , Graham Schelle , David I. August , and Dan Connors . Exploiting Parallelism and Structure to Accelerate the Simulation of Chip Multi-processors . In HPCA ?06: Proceedings of the 12th International Symposium on High-Performance Computer Architecture , pages 27 -- 38 , Feburary 2006 . David A. Penry, Daniel Fay, David Hodgdon, Ryan Wells, Graham Schelle, David I. August, and Dan Connors. Exploiting Parallelism and Structure to Accelerate the Simulation of Chip Multi-processors. In HPCA ?06: Proceedings of the 12th International Symposium on High-Performance Computer Architecture, pages 27--38, Feburary 2006."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382557"},{"key":"e_1_3_2_1_27_1","volume-title":"http:\/\/fabrice.bellard.free.fr\/qemu\/","author":"QEMU.","year":"2008","unstructured":"QEMU. http:\/\/fabrice.bellard.free.fr\/qemu\/ , 2008 . QEMU. http:\/\/fabrice.bellard.free.fr\/qemu\/, 2008."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1176254.1176302"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.776026"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/88.473612"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291063"},{"key":"e_1_3_2_1_32_1","volume-title":"USA","author":"Scott Kevin","year":"2001","unstructured":"Kevin Scott and Jack Davidson . Strata : A software dynamic translation infrastructure. Technical report, Charlottesville, VA , USA , 2001 . Kevin Scott and Jack Davidson. Strata: A software dynamic translation infrastructure. Technical report, Charlottesville, VA, USA, 2001."},{"key":"e_1_3_2_1_33_1","unstructured":"SESC\n  : SuperESCalar Simulator. http:\/\/iacoma.cs.uiuc.edu\/~paulsack\/sescdoc\/ 2002.  SESC: SuperESCalar Simulator. http:\/\/iacoma.cs.uiuc.edu\/~paulsack\/sescdoc\/ 2002."},{"key":"e_1_3_2_1_34_1","volume-title":"http:\/\/www.simplescalar.com","year":"2004","unstructured":"SimpleScalar. http:\/\/www.simplescalar.com , 2004 . SimpleScalar. http:\/\/www.simplescalar.com, 2004."},{"key":"e_1_3_2_1_35_1","volume":"3","author":"Technologies Infineon","year":"2003","unstructured":"Infineon Technologies . HYB39S512400T(L), HYB39S512800T(L), HYB39S512160T(L) 512- Mbit Synchronous DRAM Data Sheet , Rev. 1 . 3 , 2003 . http:\/\/www.infineon.com. Infineon Technologies. HYB39S512400T(L), HYB39S512800T(L), HYB39S512160T(L) 512-Mbit Synchronous DRAM Data Sheet, Rev. 1.3, 2003. http:\/\/www.infineon.com.","journal-title":"Rev. 1"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/378580.378611"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2007.37"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/233013.233025"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1007\/11596110_16"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/307418.307509"}],"event":{"name":"LCTES08: ACM SIGPLAN\/SIGBED 2008 Conference on Languages, Compilers, and Tools for Embedded Systems","location":"Tucson AZ USA","acronym":"LCTES08","sponsor":["SIGAI ACM Special Interest Group on Artificial Intelligence","SIGPLAN ACM Special Interest Group on Programming Languages","ACM Association for Computing Machinery","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 2008 ACM SIGPLAN-SIGBED conference on Languages, compilers, and tools for embedded systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1375657.1375670","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1375657.1375670","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:47:18Z","timestamp":1750243638000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1375657.1375670"}},"subtitle":["a fast and cycle-accurate architecture simulator for embedded systems"],"short-title":[],"issued":{"date-parts":[[2008,6,12]]},"references-count":40,"alternative-id":["10.1145\/1375657.1375670","10.1145\/1375657"],"URL":"https:\/\/doi.org\/10.1145\/1375657.1375670","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1379023.1375670","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2008,6,12]]},"assertion":[{"value":"2008-06-12","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}