{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:46:31Z","timestamp":1772163991668,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":12,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,6,12]],"date-time":"2008-06-12T00:00:00Z","timestamp":1213228800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,6,12]]},"DOI":"10.1145\/1375657.1375677","type":"proceedings-article","created":{"date-parts":[[2008,6,17]],"date-time":"2008-06-17T09:49:02Z","timestamp":1213696142000},"page":"141-150","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Post-pass periodic register allocation to minimise loop unrolling degree"],"prefix":"10.1145","author":[{"given":"Mounira","family":"Bachir","sequence":"first","affiliation":[{"name":"INRIA Saclay, Ile de France, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sid-Ahmed-Ali","family":"Touati","sequence":"additional","affiliation":[{"name":"University of Versailles Saint-Quentin-en-Yvelines, Ile de France, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Albert","family":"Cohen","sequence":"additional","affiliation":[{"name":"INRIA Saclay, Ile de France, France"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2008,6,12]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0166-218X(99)00105-5"},{"issue":"2","key":"e_1_3_2_1_2_1","volume":"14","author":"Touati S.A.A.","year":"2004","unstructured":"S.A.A. Touati and C. Eisenbeis . Early Periodic Register Allocation on ILP Processors.Parallel Processing Letters , Vol. 14 , No. 2 , June 2004 . World Scientific. S.A.A. Touati and C. Eisenbeis. Early Periodic Register Allocation on ILP Processors.Parallel Processing Letters, Vol. 14, No. 2, June 2004. World Scientific.","journal-title":"Early Periodic Register Allocation on ILP Processors.Parallel Processing Letters"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/647471.727287"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/53990.54022"},{"key":"e_1_3_2_1_5_1","first-page":"264","volume-title":"The Meeting Graph: A New Model for Loop Cyclic Register Allocation.in Proceedings of the IFIP WG 10.3 Working Conference on Parallel Architectures and Compilation Techniques, PACT 95","author":"Eisenbeis C.","year":"1995","unstructured":"C. Eisenbeis , S. Lelait and B. Marmol . The Meeting Graph: A New Model for Loop Cyclic Register Allocation.in Proceedings of the IFIP WG 10.3 Working Conference on Parallel Architectures and Compilation Techniques, PACT 95 , pages 264 -- 267 , Limasol,Cyprus , June 1995 . ACM Press. C. Eisenbeis, S. Lelait and B. Marmol. The Meeting Graph: A New Model for Loop Cyclic Register Allocation.in Proceedings of the IFIP WG 10.3 Working Conference on Parallel Architectures and Compilation Techniques, PACT 95, pages 264--267, Limasol,Cyprus, June 1995. ACM Press."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/70082.68185"},{"key":"e_1_3_2_1_8_1","volume-title":"Universit\u00e9 de Versailles","author":"Touati S.A.A.","year":"2002","unstructured":"S.A.A. Touati . Register Pressure in Instruction Level Parallelism. PhD thesis , Universit\u00e9 de Versailles , France , June 2002 . S.A.A. Touati. Register Pressure in Instruction Level Parallelism. PhD thesis, Universit\u00e9 de Versailles, France, June 2002."},{"key":"e_1_3_2_1_9_1","first-page":"189","volume-title":"Dinechin. A Unified Software Pipeline Construction Scheme For Modulo Scheduled Loops. Proceedings of the 4th International Conference on Parallel Computing Technologies","author":"B.D","year":"1997","unstructured":"B.D de Dinechin. A Unified Software Pipeline Construction Scheme For Modulo Scheduled Loops. Proceedings of the 4th International Conference on Parallel Computing Technologies , pages 189 -- 200 , Yaroslavl, Russia , August 7-9, 1997 . B.D de Dinechin. A Unified Software Pipeline Construction Scheme For Modulo Scheduled Loops. Proceedings of the 4th International Conference on Parallel Computing Technologies, pages 189--200, Yaroslavl, Russia, August 7-9, 1997."},{"key":"e_1_3_2_1_10_1","first-page":"19","volume-title":"Proceedings of the 1987 International Conference on Parallel Processing","author":"Cytron R.","year":"1987","unstructured":"R. Cytron and J. Ferrante . What's in a Name? or the Value of Renaming for Parallelism Detection and Storage Allocation , Proceedings of the 1987 International Conference on Parallel Processing , pages 19 -- 27 , Pennsylvanie , August 1987 . R. Cytron and J. Ferrante. What's in a Name? or the Value of Renaming for Parallelism Detection and Storage Allocation, Proceedings of the 1987 International Conference on Parallel Processing, pages 19--27, Pennsylvanie, August 1987."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/645669.665208"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/155090.155115"},{"key":"e_1_3_2_1_13_1","volume-title":"Book","author":"Fisher J. A.","year":"2005","unstructured":"J. A. Fisher , P. Faraboschi and C. Young . Embedded Computing: a VLIW Approach to Architecture, Compilers and Tools , Book , Morgan Kaufmann Publishers , 2005 J. A. Fisher, P. Faraboschi and C. Young.Embedded Computing: a VLIW Approach to Architecture, Compilers and Tools, Book, Morgan Kaufmann Publishers, 2005"}],"event":{"name":"LCTES08: ACM SIGPLAN\/SIGBED 2008 Conference on Languages, Compilers, and Tools for Embedded Systems","location":"Tucson AZ USA","acronym":"LCTES08","sponsor":["SIGAI ACM Special Interest Group on Artificial Intelligence","SIGPLAN ACM Special Interest Group on Programming Languages","ACM Association for Computing Machinery","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 2008 ACM SIGPLAN-SIGBED conference on Languages, compilers, and tools for embedded systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1375657.1375677","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1375657.1375677","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:47:18Z","timestamp":1750243638000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1375657.1375677"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,6,12]]},"references-count":12,"alternative-id":["10.1145\/1375657.1375677","10.1145\/1375657"],"URL":"https:\/\/doi.org\/10.1145\/1375657.1375677","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1379023.1375677","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2008,6,12]]},"assertion":[{"value":"2008-06-12","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}