{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:37:10Z","timestamp":1750307830019,"version":"3.41.0"},"reference-count":43,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2008,7,1]],"date-time":"2008-07-01T00:00:00Z","timestamp":1214870400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2008,7]]},"abstract":"<jats:p>Modern application-specific instruction-set processors (ASIPs) face the daunting task of delivering high performance for a wide range of applications. For enhancing the performance, architectural features, for example, pipelining, VLIW, are often employed in ASIPs, leading to high design complexity. Integrated ASIP design environments, like template-based approaches and language-driven approaches, provide an answer to this growing design complexity. At the same time, increasing hardware design costs have motivated the processor designers to introduce high flexibility in the processor. Flexibility, in its most effective form, can be introduced to the ASIP by coupling a reconfigurable unit to the base processor. Because of its obvious benefits, several reconfigurable ASIPs (rASIPs) have been designed for years. This design paradigm gained momentum with the advent of coarse-grained FPGAs, where the lack of domain-specific performance common in general-purpose FPGAs are largely overcome by choosing application-dependent basic functional units. These rASIP designs lack a generic flow from high-level specification, resulting in intuitive design decisions and hard-to-retarget processor design tools. Although partial, template-based approaches for rASIP design is existent, a clear design methodology especially for the prefabrication architecture exploration is not present. In order to address this issue, a high-level specification and design methodology for partially reconfigurable VLIW processors is proposed in this article. To show the benefit of this approach, a commercial VLIW processor is used as the base architecture and two domains of applications are studied for potential performance gain.<\/jats:p>","DOI":"10.1145\/1376804.1376808","type":"journal-article","created":{"date-parts":[[2008,8,5]],"date-time":"2008-08-05T13:35:10Z","timestamp":1217943310000},"page":"1-31","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Prefabrication and postfabrication architecture exploration for partially reconfigurable VLIW processors"],"prefix":"10.1145","volume":"7","author":[{"given":"A.","family":"Chattopadhyay","sequence":"first","affiliation":[{"name":"RWTH Aachen University, Aachen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Ishebabi","sequence":"additional","affiliation":[{"name":"RWTH Aachen University, Aachen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"X.","family":"Chen","sequence":"additional","affiliation":[{"name":"RWTH Aachen University, Aachen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Z.","family":"Rakosi","sequence":"additional","affiliation":[{"name":"RWTH Aachen University, Aachen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Karuri","sequence":"additional","affiliation":[{"name":"RWTH Aachen University, Aachen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Kammler","sequence":"additional","affiliation":[{"name":"RWTH Aachen University, Aachen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Leupers","sequence":"additional","affiliation":[{"name":"RWTH Aachen University, Aachen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Ascheid","sequence":"additional","affiliation":[{"name":"RWTH Aachen University, Aachen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Meyr","sequence":"additional","affiliation":[{"name":"RWTH Aachen University, Aachen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2008,8]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"ASIP Meister. http:\/\/www.eda-meister.org.]]  ASIP Meister. http:\/\/www.eda-meister.org.]]"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775897"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.204677"},{"volume-title":"Workshop on Architecture Specific Processors (WASP).]]","author":"Bansal N.","key":"e_1_2_1_4_1","unstructured":"Bansal , N. , Gupta , S. , Dutt , N. , and Nicolau , A . 2003. Analysis of the performance of coarse-grain reconfigurable architectures with different processing element configurations . In Workshop on Architecture Specific Processors (WASP).]] Bansal, N., Gupta, S., Dutt, N., and Nicolau, A. 2003. Analysis of the performance of coarse-grain reconfigurable architectures with different processing element configurations. In Workshop on Architecture Specific Processors (WASP).]]"},{"key":"e_1_2_1_5_1","unstructured":"Bansal N. Gupta S. Dutt N. Nicolau A. and Gupta R. 2003. Network topology exploration of mesh-based coarse-grain reconfigurable architectures. Tech. rep. Center for Embedded Computer Systems University of California Irvine.]]  Bansal N. Gupta S. Dutt N. Nicolau A. and Gupta R. 2003. Network topology exploration of mesh-based coarse-grain reconfigurable architectures. Tech. rep. Center for Embedded Computer Systems University of California Irvine.]]"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.2002.1033225"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996765"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.878345"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/508352.508353"},{"volume-title":"Proceedings of the 11th International Conference on Field-Programmable Logic and Applications (FPL'01)","author":"de Beeck P. O.","key":"e_1_2_1_10_1","unstructured":"de Beeck , P. O. , Barat , F. , Jayapala , M. , and Lauwereins , R . 2001. CRISP: A template for reconfigurable instruction set processors . In Proceedings of the 11th International Conference on Field-Programmable Logic and Applications (FPL'01) . Springer-Verlag, Berlin. 296--305.]] de Beeck, P. O., Barat, F., Jayapala, M., and Lauwereins, R. 2001. CRISP: A template for reconfigurable instruction set processors. In Proceedings of the 11th International Conference on Field-Programmable Logic and Applications (FPL'01). Springer-Verlag, Berlin. 296--305.]]"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1242531.1242557"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147179"},{"volume-title":"Proceedings of the European Design and Test Conference (ED&TC).]]","author":"Fauth A.","key":"e_1_2_1_13_1","unstructured":"Fauth , A. , Praet , J. V. , and Freericks , M . 1995. Describing instruction set processors using nML . In Proceedings of the European Design and Test Conference (ED&TC).]] Fauth, A., Praet, J. V., and Freericks, M. 1995. Describing instruction set processors using nML. In Proceedings of the European Design and Test Conference (ED&TC).]]"},{"volume-title":"Proceedings of the 9th International Workshop on Field-Programmable Logic and Applications. Springer-Verlag","author":"Graham P.","key":"e_1_2_1_14_1","unstructured":"Graham , P. and Nelson , B. E . 1999. Reconfigurable processors for high-performance, embedded digital signal processing . In Proceedings of the 9th International Workshop on Field-Programmable Logic and Applications. Springer-Verlag , New York. 1--10.]] Graham, P. and Nelson, B. E. 1999. Reconfigurable processors for high-performance, embedded digital signal processing. In Proceedings of the 9th International Workshop on Field-Programmable Logic and Applications. Springer-Verlag, New York. 1--10.]]"},{"key":"e_1_2_1_15_1","volume-title":"EXPRESSION: An ADL for system level design exploration. Tech. rep., Department of Information and Computer Science","author":"Grun P.","year":"1998","unstructured":"Grun , P. , Halambi , A. , Khare , A. , Ganesh , V. , Dutt , N. , and Nicolau , A . 1998 . EXPRESSION: An ADL for system level design exploration. Tech. rep., Department of Information and Computer Science , University of California , Irvine.]] Grun, P., Halambi, A., Khare, A., Ganesh, V., Dutt, N., and Nicolau, A. 1998. EXPRESSION: An ADL for system level design exploration. Tech. rep., Department of Information and Computer Science, University of California, Irvine.]]"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/367072.367839"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.959863"},{"key":"e_1_2_1_18_1","doi-asserted-by":"crossref","unstructured":"Hoffmann A. Meyr H. and Leupers R. 2002. Architecture Exploration for Embedded Processors with LISA. Kluwer Academic Publishers Novell MA.]]   Hoffmann A. Meyr H. and Leupers R. 2002. Architecture Exploration for Embedded Processors with LISA. Kluwer Academic Publishers Novell MA.]]","DOI":"10.1007\/978-1-4757-4538-2"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01212870"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/960116.54022"},{"volume-title":"Proceedings of Design, Automation & Test in Europe (DATE)","author":"Leupers R.","key":"e_1_2_1_21_1","unstructured":"Leupers , R. , Kraemer , K. K. S. , and Pandey , M . 2006. A design flow for configurable embedded processors based on optimized instruction set extension synthesis . In Proceedings of Design, Automation & Test in Europe (DATE) . Munich, Germany.]] Leupers, R., Kraemer, K. K. S., and Pandey, M. 2006. A design flow for configurable embedded processors based on optimized instruction set extension synthesis. In Proceedings of Design, Automation & Test in Europe (DATE). Munich, Germany.]]"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147035"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818292"},{"key":"e_1_2_1_24_1","unstructured":"MathStar. http:\/\/www.mathstar.com\/.]]  MathStar. http:\/\/www.mathstar.com\/.]]"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/201310.201328"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.27"},{"volume-title":"Proceedings of the Conference on Design, Automation and Test in Europe (DATE'04)","author":"Mei B.","key":"e_1_2_1_27_1","unstructured":"Mei , B. , Vernalde , S. , Verkest , D. , and Lauwereins , R . 2004. Design methodology for a tightly coupled VLIW\/reconfigurable matrix architecture: A case study . In Proceedings of the Conference on Design, Automation and Test in Europe (DATE'04) .]] Mei, B., Vernalde, S., Verkest, D., and Lauwereins, R. 2004. Design methodology for a tightly coupled VLIW\/reconfigurable matrix architecture: A case study. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE'04).]]"},{"volume-title":"Proceedings of the International Conference on Field Programmable Technology.]]","author":"Mei B.","key":"e_1_2_1_28_1","unstructured":"Mei , B. , Vernalde , S. , Verkest , D. , Man , H. , and Lauwereins , R . 2002. DRESC: A retargetable compiler for coarse-grained reconfigurable architectures . In Proceedings of the International Conference on Field Programmable Technology.]] Mei, B., Vernalde, S., Verkest, D., Man, H., and Lauwereins, R. 2002. DRESC: A retargetable compiler for coarse-grained reconfigurable architectures. In Proceedings of the International Conference on Field Programmable Technology.]]"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.14"},{"volume-title":"Proceedings of the 1991 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD'91)","author":"Murgai R.","key":"e_1_2_1_30_1","unstructured":"Murgai , R. , Brayton , R. , and Sangiovanni-Vincentelli , A . 1991. On clustering for minimum delay\/area . In Proceedings of the 1991 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD'91) . 6--9.]] Murgai, R., Brayton, R., and Sangiovanni-Vincentelli, A. 1991. On clustering for minimum delay\/area. In Proceedings of the 1991 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD'91). 6--9.]]"},{"key":"e_1_2_1_31_1","unstructured":"Nexperia. http:\/\/www.nxp.com\/.]]  Nexperia. http:\/\/www.nxp.com\/.]]"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.104"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/192724.192749"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/502217.502232"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/800139.804562"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120850"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046235"},{"key":"e_1_2_1_38_1","unstructured":"Stretch. http:\/\/www.stretchinc.com.]]  Stretch. http:\/\/www.stretchinc.com.]]"},{"key":"e_1_2_1_39_1","unstructured":"Synopsys. Design compiler http:\/\/www.synopsys.com\/products\/logic\/design_compiler.html.]]  Synopsys. Design compiler http:\/\/www.synopsys.com\/products\/logic\/design_compiler.html.]]"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008155020711"},{"key":"e_1_2_1_41_1","unstructured":"The Impact Research Group. http:\/\/www.crhc.uiuc.edu\/Impact\/.]]  The Impact Research Group. http:\/\/www.crhc.uiuc.edu\/Impact\/.]]"},{"volume-title":"Proceedings of the IEEE International Conference on Reconfigurable Computing and FPGA's. (ReConFig'06b). 1--10","author":"von Sydow T.","key":"e_1_2_1_42_1","unstructured":"von Sydow , T. , Korb , M. , Neumann , B. , Blume , H. , and Noll , T. G . 2006a. Modelling and quantitative analysis of coupling mechanisms of programmable processor cores and arithmetic oriented eFPGA macros . In Proceedings of the IEEE International Conference on Reconfigurable Computing and FPGA's. (ReConFig'06b). 1--10 .]] von Sydow, T., Korb, M., Neumann, B., Blume, H., and Noll, T. G. 2006a. Modelling and quantitative analysis of coupling mechanisms of programmable processor cores and arithmetic oriented eFPGA macros. In Proceedings of the IEEE International Conference on Reconfigurable Computing and FPGA's. (ReConFig'06b). 1--10.]]"},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2006.56"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1376804.1376808","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1376804.1376808","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:57:55Z","timestamp":1750255075000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1376804.1376808"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,7]]},"references-count":43,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2008,7]]}},"alternative-id":["10.1145\/1376804.1376808"],"URL":"https:\/\/doi.org\/10.1145\/1376804.1376808","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"type":"print","value":"1539-9087"},{"type":"electronic","value":"1558-3465"}],"subject":[],"published":{"date-parts":[[2008,7]]},"assertion":[{"value":"2007-08-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2008-03-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2008-08-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}