{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:10:50Z","timestamp":1763467850216,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":26,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,6,14]],"date-time":"2008-06-14T00:00:00Z","timestamp":1213401600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,6,14]]},"DOI":"10.1145\/1378533.1378588","type":"proceedings-article","created":{"date-parts":[[2008,6,17]],"date-time":"2008-06-17T13:49:02Z","timestamp":1213710542000},"page":"314-325","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":88,"title":["Practical weak-atomicity semantics for java stm"],"prefix":"10.1145","author":[{"given":"Vijay","family":"Menon","sequence":"first","affiliation":[{"name":"Intel Corporation, Santa Clara, CA, USA"}]},{"given":"Steven","family":"Balensiefer","sequence":"additional","affiliation":[{"name":"University of Washington, Seattle, WA, USA"}]},{"given":"Tatiana","family":"Shpeisman","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA, USA"}]},{"given":"Ali-Reza","family":"Adl-Tabatabai","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA, USA"}]},{"given":"Richard L.","family":"Hudson","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA, USA"}]},{"given":"Bratin","family":"Saha","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA, USA"}]},{"given":"Adam","family":"Welc","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA, USA"}]}],"member":"320","published-online":{"date-parts":[[2008,6,14]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1328438.1328449"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1133981.1133985"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.546611"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.41"},{"key":"e_1_3_2_1_5_1","volume-title":"Fourth Annual Workshop on Duplicating, Deconstructing, and Debunking","author":"Blundell C.","year":"2005","unstructured":"C. Blundell , E. C. Lewis , and M. M. K. Martin . Deconstructing transactions : The subtleties of atomicity . In Fourth Annual Workshop on Duplicating, Deconstructing, and Debunking , 2005 . C. Blundell, E. C. Lewis, and M. M. K. Martin. Deconstructing transactions: The subtleties of atomicity. In Fourth Annual Workshop on Duplicating, Deconstructing, and Debunking, 2005."},{"key":"e_1_3_2_1_6_1","volume-title":"A memory model for c++: Strawman proposal.In C++ standards committee paper WG21\/N1942","author":"Boehm H.","year":"2006","unstructured":"H. Boehm . A memory model for c++: Strawman proposal.In C++ standards committee paper WG21\/N1942 February 2006 . http:\/\/www.open-std.org\/jtc1\/sc22\/wg21\/docs\/papers\/2006\/n1942.html. H. Boehm. A memory model for c++: Strawman proposal.In C++ standards committee paper WG21\/N1942 February 2006. http:\/\/www.open-std.org\/jtc1\/sc22\/wg21\/docs\/papers\/2006\/n1942.html."},{"key":"e_1_3_2_1_7_1","unstructured":"H. Boehm. A memory model for c++: Sequential consistency for race-free programs. http:\/\/hpl.hp.com\/personal\/Hans Boehm\/c++mm\/D2335.html August 2007.  H. Boehm. A memory model for c++: Sequential consistency for race-free programs. http:\/\/hpl.hp.com\/personal\/Hans Boehm\/c++mm\/D2335.html August 2007."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1007\/11864219_14"},{"key":"e_1_3_2_1_9_1","volume-title":"Transaction Processing: Concepts and Techniques Morgan Kaufmann","author":"Gray J.","year":"1993","unstructured":"J. Gray and A. Reuter . Transaction Processing: Concepts and Techniques Morgan Kaufmann , 1993 . J. Gray and A. Reuter. Transaction Processing: Concepts and Techniques Morgan Kaufmann, 1993."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1178597.1178609"},{"key":"e_1_3_2_1_11_1","volume-title":"ISCA","author":"Hammond L.","year":"2004","unstructured":"L. Hammond , V. Wong , M. Chen , B. D. Carlstrom , J. D. Davis , B. Hertzberg , M. K. Prabhu , H. Wijaya , C. Kozyrakis ,and K. Olukotun . Transactional memory coherence and consistency . In ISCA 2004 . L. Hammond, V. Wong, M. Chen, B. D. Carlstrom, J. D. Davis, B. Hertzberg, M. K. Prabhu, H. Wijaya, C. Kozyrakis,and K. Olukotun. Transactional memory coherence and consistency. In ISCA 2004."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/949305.949340"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065944.1065952"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1133981.1133984"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1133956.1133967"},{"key":"e_1_3_2_1_16_1","unstructured":"Intel Corporation. Intel 64 Architecture Memory Ordering White Paper http:\/\/www.intel.com\/products\/processor\/manuals\/318147.pdf.  Intel Corporation. Intel 64 Architecture Memory Ordering White Paper http:\/\/www.intel.com\/products\/processor\/manuals\/318147.pdf."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1979.1675439"},{"key":"e_1_3_2_1_18_1","volume-title":"Transactional Memory Morgan &amp","author":"Larus J.","year":"2006","unstructured":"J. Larus and R. Rajwar . Transactional Memory Morgan &amp ; Claypool Publishers , 2006 . J. Larus and R. Rajwar. Transactional Memory Morgan & Claypool Publishers, 2006."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1040305.1040336"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598134"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1328438.1328448"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.54"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250734.1250744"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1281100.1281161"},{"key":"e_1_3_2_1_27_1","unstructured":"H. Sutter. Prism -A Principle-Based Sequential Memory Model for Microsoft Native Code Platforms Draft Version 0.9.1. http:\/\/www.openstd.org\/jtc1\/sc22\/wg21\/docs\/papers\/2006\/n2075.pdf September 2006.  H. Sutter. Prism -A Principle-Based Sequential Memory Model for Microsoft Native Code Platforms Draft Version 0.9.1. http:\/\/www.openstd.org\/jtc1\/sc22\/wg21\/docs\/papers\/2006\/n2075.pdf September 2006."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2007.4"}],"event":{"name":"SPAA08: 20th ACM Symposium on Parallelism in Algorithms and Architectures","sponsor":["ACM Association for Computing Machinery","SIGACT ACM Special Interest Group on Algorithms and Computation Theory","SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Munich Germany","acronym":"SPAA08"},"container-title":["Proceedings of the twentieth annual symposium on Parallelism in algorithms and architectures"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1378533.1378588","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1378533.1378588","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T14:57:54Z","timestamp":1750258674000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1378533.1378588"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,6,14]]},"references-count":26,"alternative-id":["10.1145\/1378533.1378588","10.1145\/1378533"],"URL":"https:\/\/doi.org\/10.1145\/1378533.1378588","relation":{},"subject":[],"published":{"date-parts":[[2008,6,14]]},"assertion":[{"value":"2008-06-14","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}