{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:38:13Z","timestamp":1750307893557,"version":"3.41.0"},"reference-count":31,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2008,8,1]],"date-time":"2008-08-01T00:00:00Z","timestamp":1217548800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["J. Emerg. Technol. Comput. Syst."],"published-print":{"date-parts":[[2008,8]]},"abstract":"<jats:p>Novel strategies are necessary to efficiently test and configure emerging reconfigurable nanoscale devices, in addition to providing defect tolerance. This is mainly due to the high defect densities that are expected for these devices. Among different approaches, reconfiguration-based defect avoidance has proven to be a practical solution. However, configuration time, test time, and defect-map size remain among the major challenges for these new devices. In this article, we propose a new approach (called SCT) that simultaneously performs test and configuration. The proposed method uses a built-in self-test (BIST) scheme for test and defect tolerance. The method is based on testing reconfigurable nanoblocks at the time of implementing a function of a desired application on that block. The SCT method considerably reduces the total test and configuration time. It also eliminates the need for storing the location of defects in a defect map on- or off-chip. The presented probabilistic analysis results show the effectiveness of this method in terms of test and configuration time for architectures with rich interconnect resources. Also, a Verilog simulation model is developed for crossbar-based nano-architectures. This model is used to implement several MCNC benchmarks based on the proposed SCT method. The simulation results demonstrate efficiency of the method in terms of test time and yield under different defect rates.<\/jats:p>","DOI":"10.1145\/1389089.1389094","type":"journal-article","created":{"date-parts":[[2008,8,27]],"date-time":"2008-08-27T11:56:36Z","timestamp":1219838196000},"page":"1-24","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["SCT"],"prefix":"10.1145","volume":"4","author":[{"given":"Reza","family":"Rad","sequence":"first","affiliation":[{"name":"University of Maryland, Baltimore, MD"}]},{"given":"Mohammad","family":"Tehranipoor","sequence":"additional","affiliation":[{"name":"University of Connecticut, Storrs, CT"}]}],"member":"320","published-online":{"date-parts":[[2008,8,29]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1126\/science.1065824"},{"key":"e_1_2_1_2_1","doi-asserted-by":"crossref","unstructured":"Betz V. Rose J. and Marquardt A. 1999. Architecture and CAD for Deep Submicron FPGAs. Kluwer Norwell MA.   Betz V. Rose J. and Marquardt A. 1999. Architecture and CAD for Deep Submicron FPGAs. Kluwer Norwell MA.","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"e_1_2_1_3_1","first-page":"462","volume-title":"CAEN-BIST: Testing the Nanofabrics. in Proc. Int. Test Conf. (ITC'04)","author":"Brown J. G.","unstructured":"Brown , J. G. and Blanton , R. D . 2004 . CAEN-BIST: Testing the Nanofabrics. in Proc. Int. Test Conf. (ITC'04) , pp. 462 -- 471 . Brown, J. G. and Blanton, R. D. 2004. CAEN-BIST: Testing the Nanofabrics. in Proc. Int. Test Conf. (ITC'04), pp. 462--471."},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.1559439"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/14\/4\/311"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1116\/1.589752"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.1363692"},{"volume-title":"Proceedings of the IEEE Symposium on FPGA's for Custom Computing Machines (FCCM), 116--123","author":"Culbertson B.","key":"e_1_2_1_8_1","unstructured":"Culbertson , B. , Amerson , R. , Carter , R. , Kuekes , P. , and Snider , G . 1997. Defect tolerance on the Teramac custom computer . In Proceedings of the IEEE Symposium on FPGA's for Custom Computing Machines (FCCM), 116--123 . Culbertson, B., Amerson, R., Carter, R., Kuekes, P., and Snider, G. 1997. Defect tolerance on the Teramac custom computer. In Proceedings of the IEEE Symposium on FPGA's for Custom Computing Machines (FCCM), 116--123."},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2003.816658"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.94"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2004.837849"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968299"},{"key":"e_1_2_1_13_1","doi-asserted-by":"crossref","unstructured":"Dekker C. 1999. Carbon nanotubes as molecular quantum wires. Phys. Today 22--28.  Dekker C. 1999. Carbon nanotubes as molecular quantum wires. Phys. Today 22--28.","DOI":"10.1063\/1.882658"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379262"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.804108"},{"key":"e_1_2_1_16_1","doi-asserted-by":"crossref","unstructured":"Heath J. R. and Ratner M. A. 2003. Molecular electronics. Phys. Today 43--49.  Heath J. R. and Ratner M. A. 2003. Molecular electronics. Phys. Today 43--49.","DOI":"10.1063\/1.1583533"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1126\/science.291.5504.630"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1038\/nature01797"},{"key":"e_1_2_1_19_1","unstructured":"Kuekes P. J. and Williams R. S. 2000. Demultiplexer for a molecular wire crossbar network. U.S. patent number 6256767.  Kuekes P. J. and Williams R. S. 2000. Demultiplexer for a molecular wire crossbar network. U.S. patent number 6256767."},{"volume-title":"Proceedings of the International Test Conference (ITC).","author":"Mishra M.","key":"e_1_2_1_20_1","unstructured":"Mishra , M. and Goldstein , S. C . 2003. Defect tolerance at the end of roadmap . In Proceedings of the International Test Conference (ITC). Mishra, M. and Goldstein, S. C. 2003. Defect tolerance at the end of roadmap. In Proceedings of the International Test Conference (ITC)."},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1126\/science.279.5348.208"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147094"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1117201.1117241"},{"key":"e_1_2_1_24_1","doi-asserted-by":"crossref","unstructured":"Stan M. R. Franzon P. D. Goldestein S. C. Lach J. C. and Ziegler M. M. 2003. Molecular electronics: From devices and interconnect to circuit and architecture. Proc. IEEE 1940--1957.  Stan M. R. Franzon P. D. Goldestein S. C. Lach J. C. and Ziegler M. M. 2003. Molecular electronics: From devices and interconnect to circuit and architecture. Proc. IEEE 1940--1957.","DOI":"10.1109\/JPROC.2003.818327"},{"volume-title":"proceedings of the 14th VLSI Test Symposium, 387--392","author":"Stroud C.","key":"e_1_2_1_25_1","unstructured":"Stroud , C. , Konala , C. , Chen , P. , and Abramovici , M . 1996. Built-In self-test of logic blocks in FPGAs (finally, a free lunch: BIST without overhead&excl;) . In proceedings of the 14th VLSI Test Symposium, 387--392 . Stroud, C., Konala, C., Chen, P., and Abramovici, M. 1996. Built-In self-test of logic blocks in FPGAs (finally, a free lunch: BIST without overhead&excl;). In proceedings of the 14th VLSI Test Symposium, 387--392."},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/16\/6\/045"},{"key":"e_1_2_1_27_1","volume-title":"proceedings of the International Test Conference (ITC), 645--654","author":"Tahoori M.","year":"2004","unstructured":"Tahoori , M. 2004 . Application-Dependent diagnosis of FPGAs . In proceedings of the International Test Conference (ITC), 645--654 . Tahoori, M. 2004. Application-Dependent diagnosis of FPGAs. In proceedings of the International Test Conference (ITC), 645--654."},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2005.27"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2005.10"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1021\/nl034268a"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.1480877"}],"container-title":["ACM Journal on Emerging Technologies in Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1389089.1389094","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1389089.1389094","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T14:47:23Z","timestamp":1750258043000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1389089.1389094"}},"subtitle":["A novel approach for testing and configuring nanoscale devices"],"short-title":[],"issued":{"date-parts":[[2008,8]]},"references-count":31,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2008,8]]}},"alternative-id":["10.1145\/1389089.1389094"],"URL":"https:\/\/doi.org\/10.1145\/1389089.1389094","relation":{},"ISSN":["1550-4832","1550-4840"],"issn-type":[{"type":"print","value":"1550-4832"},{"type":"electronic","value":"1550-4840"}],"subject":[],"published":{"date-parts":[[2008,8]]},"assertion":[{"value":"2006-09-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2007-06-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2008-08-29","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}