{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:58:42Z","timestamp":1759147122456,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":55,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,6,8]],"date-time":"2008-06-08T00:00:00Z","timestamp":1212883200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,6,8]]},"DOI":"10.1145\/1391469.1391475","type":"proceedings-article","created":{"date-parts":[[2008,7,30]],"date-time":"2008-07-30T12:09:58Z","timestamp":1217419798000},"page":"12-17","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":31,"title":["Parallelizing CAD"],"prefix":"10.1145","author":[{"given":"Bryan","family":"Catanzaro","sequence":"first","affiliation":[{"name":"Berkeley, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kurt","family":"Keutzer","sequence":"additional","affiliation":[{"name":"Berkeley, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bor-Yiing","family":"Su","sequence":"additional","affiliation":[{"name":"Berkeley, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2008,6,8]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Buildings, Construction","author":"Alexander C.","year":"1977","unstructured":"C. Alexander A Pattern Language: Towns , Buildings, Construction . Oxford University Press , USA , 1977 . C. Alexander et al. A Pattern Language: Towns, Buildings, Construction. Oxford University Press, USA, 1977."},{"key":"e_1_3_2_1_2_1","volume-title":"The landscape of parallel computing research: a view from Berkeley. Technical report, Electrical Engineering and Computer Sciences","author":"Asanovic K.","year":"2006","unstructured":"K. Asanovic The landscape of parallel computing research: a view from Berkeley. Technical report, Electrical Engineering and Computer Sciences , University of California at Berkeley , 2006 . K. Asanovic et al. The landscape of parallel computing research: a view from Berkeley. Technical report, Electrical Engineering and Computer Sciences, University of California at Berkeley, 2006."},{"key":"e_1_3_2_1_3_1","volume-title":"The landscape of parallel computing research: a view from Berkeley 2.0. Technical report, Electrical Engineering and Computer Sciences","author":"Asanovic K.","year":"2007","unstructured":"K. Asanovic The landscape of parallel computing research: a view from Berkeley 2.0. Technical report, Electrical Engineering and Computer Sciences , University of California at Berkeley , 2007 . K. Asanovic et al. The landscape of parallel computing research: a view from Berkeley 2.0. Technical report, Electrical Engineering and Computer Sciences, University of California at Berkeley, 2007."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.357995"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055185"},{"key":"e_1_3_2_1_6_1","first-page":"159","volume-title":"ICCAD '05","author":"Chen T.-C.","year":"2005","unstructured":"T.-C. Chen , Y.-W. Chang , and S.-C. Lin . Imf : interconnect-driven multilevel floorplanning for large-scale building-module designs . ICCAD '05 , pp. 159 -- 164 , 2005 . T.-C. Chen, Y.-W. Chang, and S.-C. Lin. Imf: interconnect-driven multilevel floorplanning for large-scale building-module designs. ICCAD '05, pp. 159--164, 2005."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233538"},{"key":"e_1_3_2_1_8_1","first-page":"503","volume-title":"ICCAD '07","author":"Cho M.","year":"2007","unstructured":"M. Cho : architecture and implementation of a hybrid and robust global router . ICCAD '07 , pp. 503 -- 508 , 2007 . M. Cho et al. Boxrouter 2.0: architecture and implementation of a hybrid and robust global router. ICCAD '07, pp. 503--508, 2007."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055145"},{"key":"e_1_3_2_1_10_1","volume-title":"Design Patterns: Elements of Reusable Object-Oriented Software","author":"Gamma E.","year":"1994","unstructured":"E. Gamma Design Patterns: Elements of Reusable Object-Oriented Software . Addison-Wesley Professional , USA , 1994 . E. Gamma et al. Design Patterns: Elements of Reusable Object-Oriented Software. Addison-Wesley Professional, USA, 1994."},{"key":"e_1_3_2_1_11_1","volume-title":"USA","author":"Garlan D.","year":"1994","unstructured":"D. Garlan and M. Shaw . An introduction to software architecture. Technical report, Pittsburgh, PA , USA , 1994 . D. Garlan and M. Shaw. An introduction to software architecture. Technical report, Pittsburgh, PA, USA, 1994."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1123008.1123057"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.67789"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/513918.514127"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-8191(02)00190-4"},{"key":"e_1_3_2_1_16_1","volume-title":"Patterns for Parallel Programming","author":"Mattson T. G.","year":"2004","unstructured":"T. G. Mattson , B. A. Sanders , and B. L. Massingill . Patterns for Parallel Programming . Addison-Wesley Professional , USA , 2004 . T. G. Mattson, B. A. Sanders, and B. L. Massingill. Patterns for Parallel Programming. Addison-Wesley Professional, USA, 2004."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1123008.1123047"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.357994"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233537"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1123008.1123054"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278599"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.357975"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.552084"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/332357.332367"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1987.1270321"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065678"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.5555\/1129601.1129625"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996688"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01759032"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/37888.37940"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.644605"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233547"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.251156"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.5555\/110316.149231"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.5555\/800073.802309"},{"key":"e_1_3_2_1_36_1","first-page":"671","volume-title":"Proc. Int'l Symp. Circuits and Systems","author":"Fujiwara H.","year":"1985","unstructured":"H. Fujiwara . FAN : A Fanout-Oriented Test Pattern Generation Algorithm , Proc. Int'l Symp. Circuits and Systems , pp. 671 -- 674 , 1985 . H. Fujiwara. FAN: A Fanout-Oriented Test Pattern Generation Algorithm, Proc. Int'l Symp. Circuits and Systems, pp. 671--674, 1985."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.5555\/857200.858055"},{"key":"e_1_3_2_1_38_1","first-page":"176","volume-title":"ICCAD '91","author":"Devadas S.","year":"1991","unstructured":"S. Devadas , K. Keutzer , S. Malik, Delay computation in combinational logic circuits: theory and algorithms , ICCAD '91 , pp. 176 -- 179 , 1991 . S. Devadas, K. Keutzer, S. Malik, Delay computation in combinational logic circuits: theory and algorithms, ICCAD '91, pp. 176--179, 1991."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.5555\/367072.367111"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1988.122451"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.5555\/647771.734431"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378278"},{"key":"e_1_3_2_1_43_1","volume-title":"University of California","author":"Nagel L.","year":"1975","unstructured":"L. Nagel . SPICE2 : A Computer Program to Simulate Semiconductor Circuits, Memorandum No. ERL-M520 , University of California , Berkeley , May 1975 . L. Nagel. SPICE2: A Computer Program to Simulate Semiconductor Circuits, Memorandum No. ERL-M520, University of California, Berkeley, May 1975."},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278515"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147048"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.5555\/577427"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055161"},{"key":"e_1_3_2_1_48_1","first-page":"175","volume-title":"DAC '82","author":"Fiduccia C.","year":"1982","unstructured":"C. Fiduccia , R. Mattheyses . A Linear-Time Heuristic for Improving Network Partitions , DAC '82 , pp. 175 -- 181 , 1982 . C. Fiduccia, R. Mattheyses. A Linear-Time Heuristic for Improving Network Partitions, DAC '82, pp. 175--181, 1982."},{"key":"e_1_3_2_1_49_1","volume-title":"University of California","author":"Hsueh M.","year":"1980","unstructured":"M. Hsueh . Symbolic layout and compaction, PhD Thesis , University of California , Berkeley , 1980 . M. Hsueh. Symbolic layout and compaction, PhD Thesis, University of California, Berkeley, 1980."},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.108614"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/238788.238836"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.5555\/647017.713462"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278669"},{"volume-title":"1999 LAPACK Users' Guide","key":"e_1_3_2_1_54_1","unstructured":"Anderson, E., , 1999 LAPACK Users' Guide (Third Ed.). Society for Industrial and Applied Mathematics . Anderson, E., et al., 1999 LAPACK Users' Guide (Third Ed.). Society for Industrial and Applied Mathematics."},{"issue":"1","key":"e_1_3_2_1_55_1","first-page":"5","volume":"17","year":"2007","unstructured":"Lumsdaine, A., , Challenges in Parallel Graph Processing. Parallel Processing Letters , 17 ( 1 ): 5 -- 20 , 2007 . Lumsdaine, A., et al., Challenges in Parallel Graph Processing. Parallel Processing Letters, 17(1): 5--20, 2007.","journal-title":"Challenges in Parallel Graph Processing. Parallel Processing Letters"}],"event":{"name":"DAC '08: The 45th Annual Design Automation Conference 2008","sponsor":["The EDA Consortium","IEEE\/CASS\/CANDE\/CEDA","SIGDA ACM Special Interest Group on Design Automation"],"location":"Anaheim California","acronym":"DAC '08"},"container-title":["Proceedings of the 45th annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1391469.1391475","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1391469.1391475","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:58:04Z","timestamp":1750255084000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1391469.1391475"}},"subtitle":["a timely research agenda for EDA"],"short-title":[],"issued":{"date-parts":[[2008,6,8]]},"references-count":55,"alternative-id":["10.1145\/1391469.1391475","10.1145\/1391469"],"URL":"https:\/\/doi.org\/10.1145\/1391469.1391475","relation":{},"subject":[],"published":{"date-parts":[[2008,6,8]]},"assertion":[{"value":"2008-06-08","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}