{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:37:18Z","timestamp":1750307838734,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,6,8]],"date-time":"2008-06-08T00:00:00Z","timestamp":1212883200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,6,8]]},"DOI":"10.1145\/1391469.1391477","type":"proceedings-article","created":{"date-parts":[[2008,7,30]],"date-time":"2008-07-30T12:09:58Z","timestamp":1217419798000},"page":"18-23","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Functionally linear decomposition and synthesis of logic circuits for FPGAs"],"prefix":"10.1145","author":[{"given":"Tomasz S.","family":"Czajkowski","sequence":"first","affiliation":[{"name":"University of Toronto, Toronto, Ontario, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stephen D.","family":"Brown","sequence":"additional","affiliation":[{"name":"University of Toronto, Toronto, Ontario, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2008,6,8]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-5139-3","volume-title":"Switching Theory for Logic Synthesis","author":"Sasao T.","year":"1999","unstructured":"T. Sasao , Switching Theory for Logic Synthesis , Kluwer Academic Publishers , 1999 , ISBN 0-7923-8456-3. T. Sasao, Switching Theory for Logic Synthesis, Kluwer Academic Publishers, 1999, ISBN 0-7923-8456-3."},{"key":"e_1_3_2_1_2_1","volume-title":"Spectral Techniques in Digital Logic","author":"Hurst S. L.","year":"1985","unstructured":"S. L. Hurst , D. M. Miller , J. C. Muzio , Spectral Techniques in Digital Logic , Academic Press , London , 1985 . S. L. Hurst, D. M. Miller, J. C. Muzio, Spectral Techniques in Digital Logic, Academic Press, London, 1985."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/157485.164569"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0019-9958(77)90546-0"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337323"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/605440.605442"},{"key":"e_1_3_2_1_7_1","volume-title":"DC and Wright Laboratory","author":"Perkowski M.","year":"1994","unstructured":"M. Perkowski and S. Grygiel , \" A Survey of Literature on Function Decomposition,\" A Final Report for Summer Faculty Research Program, Wright Laboratory, Sponsored by Air Force Office of Scientific Research, Bolling Air Force Base , DC and Wright Laboratory , September 1994 . M. Perkowski and S. Grygiel, \"A Survey of Literature on Function Decomposition,\" A Final Report for Summer Faculty Research Program, Wright Laboratory, Sponsored by Air Force Office of Scientific Research, Bolling Air Force Base, DC and Wright Laboratory, September 1994."},{"key":"e_1_3_2_1_8_1","first-page":"230","article-title":"A New Approach to Decomposition of Incompletely Specified Multi-Output Functions Based on Graph Coloring and Local Transformations and its Applications to FPGA Mapping","author":"Wan W.","year":"1992","unstructured":"W. Wan and M. A. Perkowski , \" A New Approach to Decomposition of Incompletely Specified Multi-Output Functions Based on Graph Coloring and Local Transformations and its Applications to FPGA Mapping ,\" Proc. Of. European DAC , 1992 , pp. 230 -- 235 . W. Wan and M. A. Perkowski, \"A New Approach to Decomposition of Incompletely Specified Multi-Output Functions Based on Graph Coloring and Local Transformations and its Applications to FPGA Mapping,\" Proc. Of. European DAC, 1992, pp. 230--235.","journal-title":"Proc. Of. European DAC"},{"key":"e_1_3_2_1_9_1","first-page":"97","volume-title":"Of 24th Int. Symp. On MV Logic","author":"Sasao T.","year":"1994","unstructured":"T. Sasao and J. T. Butler , \" A Design Method for Look-up Table Type FPGA by Pseudo-Kronecker Expansion,\" Proc . Of 24th Int. Symp. On MV Logic , 1994 , pp. 97 -- 106 . T. Sasao and J. T. Butler, \"A Design Method for Look-up Table Type FPGA by Pseudo-Kronecker Expansion,\" Proc. Of 24th Int. Symp. On MV Logic, 1994, pp. 97--106."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/240518.240563"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/157485.165078"},{"key":"e_1_3_2_1_12_1","first-page":"626","volume-title":"Of the Int. Conf. On Comp. Design","author":"Yang C.","year":"1999","unstructured":"C. Yang , V. Singhal , and M. Ciesielski , \" BDD Decomposition for Efficient Logic Synthesis,\" Proc . Of the Int. Conf. On Comp. Design , 1999 , pp. 626 -- 631 . C. Yang, V. Singhal, and M. Ciesielski, \"BDD Decomposition for Efficient Logic Synthesis,\" Proc. Of the Int. Conf. On Comp. Design, 1999, pp. 626--631."},{"key":"e_1_3_2_1_13_1","volume-title":"Applications Version","author":"Anton H.","year":"1994","unstructured":"H. Anton and C. Rorres , Elementary Linear Algebra , Applications Version , 7 th Edition, Published by John Wiley & amp; Sons Inc., 1994 , ISBN 0-471058741-9. H. Anton and C. Rorres, Elementary Linear Algebra, Applications Version, 7th Edition, Published by John Wiley & Sons Inc., 1994, ISBN 0-471058741-9.","edition":"7"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676819"},{"key":"e_1_3_2_1_15_1","unstructured":"Berkeley Logic Synthesis Group ABC: A System for Sequential Synthesis and Verification December 2005 Release. URL: http:\/\/www.eecs.berkeley.edu\/~alanmi\/abc.  Berkeley Logic Synthesis Group ABC: A System for Sequential Synthesis and Verification December 2005 Release. URL: http:\/\/www.eecs.berkeley.edu\/~alanmi\/abc."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.62729"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278585"}],"event":{"name":"DAC '08: The 45th Annual Design Automation Conference 2008","sponsor":["The EDA Consortium","IEEE\/CASS\/CANDE\/CEDA","SIGDA ACM Special Interest Group on Design Automation"],"location":"Anaheim California","acronym":"DAC '08"},"container-title":["Proceedings of the 45th annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1391469.1391477","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1391469.1391477","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:58:04Z","timestamp":1750255084000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1391469.1391477"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,6,8]]},"references-count":17,"alternative-id":["10.1145\/1391469.1391477","10.1145\/1391469"],"URL":"https:\/\/doi.org\/10.1145\/1391469.1391477","relation":{},"subject":[],"published":{"date-parts":[[2008,6,8]]},"assertion":[{"value":"2008-06-08","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}