{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:37:18Z","timestamp":1750307838337,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":7,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,6,8]],"date-time":"2008-06-08T00:00:00Z","timestamp":1212883200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,6,8]]},"DOI":"10.1145\/1391469.1391495","type":"proceedings-article","created":{"date-parts":[[2008,7,30]],"date-time":"2008-07-30T12:09:58Z","timestamp":1217419798000},"page":"90-95","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["iVisual"],"prefix":"10.1145","author":[{"given":"Chih-Chi","family":"Cheng","sequence":"first","affiliation":[{"name":"National Taiwan University, Taipei, Taiwan"}]},{"given":"Chia-Hua","family":"Lin","sequence":"additional","affiliation":[{"name":"National Taiwan University, Taipei, Taiwan"}]},{"given":"Chung-Te","family":"Li","sequence":"additional","affiliation":[{"name":"National Taiwan University, Taipei, Taiwan"}]},{"given":"Samuel C.","family":"Chang","sequence":"additional","affiliation":[{"name":"National Taiwan University, Taipei, Taiwan"}]},{"given":"Liang-Gee","family":"Chen","sequence":"additional","affiliation":[{"name":"National Taiwan University, Taipei, Taiwan"}]}],"member":"320","published-online":{"date-parts":[[2008,6,8]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"506","article-title":"A 128x128 33mw 30frames\/s single-chip stereo imager","author":"Philipp M.","year":"2006","unstructured":"Ralf M. Philipp ., \" A 128x128 33mw 30frames\/s single-chip stereo imager ,\" in ISSCC Dig. Tech. Papers , 2006 , pp. 506 -- 507 . Ralf M. Philipp et al., \"A 128x128 33mw 30frames\/s single-chip stereo imager,\" in ISSCC Dig. Tech. Papers, 2006, pp. 506--507.","journal-title":"ISSCC Dig. Tech. Papers"},{"key":"e_1_3_2_1_2_1","first-page":"48","article-title":"A 51.2 GOPS scalable video recognition processor for intelligent cruise control based on a linear array of 128 4-way VLIW processing elements","volume":"1","author":"Kyo S.","year":"2003","unstructured":"S. Kyo , T. Koga , S. Okazaki , R. Uchida , S. Yoshimoto , and I. Kuroda , \" A 51.2 GOPS scalable video recognition processor for intelligent cruise control based on a linear array of 128 4-way VLIW processing elements ,\" in ISSCC Dig. Tech. Papers , 2003 , vol. 1 , pp. 48 -- 49 . S. Kyo, T. Koga, S. Okazaki, R. Uchida, S. Yoshimoto, and I. Kuroda, \"A 51.2 GOPS scalable video recognition processor for intelligent cruise control based on a linear array of 128 4-way VLIW processing elements,\" in ISSCC Dig. Tech. Papers, 2003, vol. 1, pp. 48--49.","journal-title":"ISSCC Dig. Tech. Papers"},{"key":"e_1_3_2_1_3_1","first-page":"270","article-title":"XETAL-II: A 107 GOPS, 600mW massively-parallel processor for video scene analysis","volume":"1","author":"Abbo A.","year":"2007","unstructured":"A. Abbo , R. Kleihorst , V. Choudhary , L. Sevat , P. Wielage , S. Mouy , and M. Heijligers , \" XETAL-II: A 107 GOPS, 600mW massively-parallel processor for video scene analysis ,\" in ISSCC Dig. Tech. Papers , 2007 , vol. 1 , pp. 270 -- 271 . A. Abbo, R. Kleihorst, V. Choudhary, L. Sevat, P. Wielage, S. Mouy, and M. Heijligers, \"XETAL-II: A 107 GOPS, 600mW massively-parallel processor for video scene analysis,\" in ISSCC Dig. Tech. Papers, 2007, vol. 1, pp. 270--271.","journal-title":"ISSCC Dig. Tech. Papers"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/AVSS.2007.4425287"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.822224"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.857375"},{"key":"e_1_3_2_1_7_1","first-page":"492","article-title":"A 1\/1.8-inch 6.4mpixel 60 frames\/s CMOS image sensor with seamless mode change","author":"Yoshihara S.","year":"2006","unstructured":"S. Yoshihara , \" A 1\/1.8-inch 6.4mpixel 60 frames\/s CMOS image sensor with seamless mode change ,\" in ISSCC Dig. Tech. Papers , 2006 , pp. 492 -- 493 . S. Yoshihara et al., \"A 1\/1.8-inch 6.4mpixel 60 frames\/s CMOS image sensor with seamless mode change,\" in ISSCC Dig. Tech. Papers, 2006, pp. 492--493.","journal-title":"ISSCC Dig. Tech. Papers"}],"event":{"name":"DAC '08: The 45th Annual Design Automation Conference 2008","sponsor":["The EDA Consortium","IEEE\/CASS\/CANDE\/CEDA","SIGDA ACM Special Interest Group on Design Automation"],"location":"Anaheim California","acronym":"DAC '08"},"container-title":["Proceedings of the 45th annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1391469.1391495","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1391469.1391495","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:58:04Z","timestamp":1750255084000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1391469.1391495"}},"subtitle":["an intelligent visual sensor SoC with 2790fps CMOS image sensor and 205GOPS\/W vision processor"],"short-title":[],"issued":{"date-parts":[[2008,6,8]]},"references-count":7,"alternative-id":["10.1145\/1391469.1391495","10.1145\/1391469"],"URL":"https:\/\/doi.org\/10.1145\/1391469.1391495","relation":{},"subject":[],"published":{"date-parts":[[2008,6,8]]},"assertion":[{"value":"2008-06-08","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}