{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:37:19Z","timestamp":1750307839427,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":12,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,6,8]],"date-time":"2008-06-08T00:00:00Z","timestamp":1212883200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,6,8]]},"DOI":"10.1145\/1391469.1391531","type":"proceedings-article","created":{"date-parts":[[2008,7,30]],"date-time":"2008-07-30T12:09:58Z","timestamp":1217419798000},"page":"238-243","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":35,"title":["WavePipe"],"prefix":"10.1145","author":[{"given":"Wei","family":"Dong","sequence":"first","affiliation":[{"name":"Texas A&M University, College Station, TX"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peng","family":"Li","sequence":"additional","affiliation":[{"name":"Texas A&M University, College Station, TX"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaoji","family":"Ye","sequence":"additional","affiliation":[{"name":"Texas A&M University, College Station, TX"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2008,6,8]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"96","volume-title":"ISSCC","author":"Friedrich J.","year":"2007","unstructured":"J. Friedrich Design of the Power6#8482; microprocessor . In ISSCC , pages 96 -- 97 , February 2007 . J. Friedrich et al. Design of the Power6#8482; microprocessor. In ISSCC, pages 96--97, February 2007."},{"key":"e_1_3_2_1_2_1","first-page":"108","volume-title":"ISSCC","author":"Gajanan U.","year":"2007","unstructured":"U. Gajanan An 8-core 64-thread 64b power-efficient SPARC SoC . In ISSCC , pages 108 -- 109 , February 2007 . U. Gajanan et al. An 8-core 64-thread 64b power-efficient SPARC SoC. In ISSCC, pages 108--109, February 2007."},{"key":"e_1_3_2_1_3_1","first-page":"98","volume-title":"ISSCC","author":"Vangal S.","year":"2007","unstructured":"S. Vangal 28 TFLOPS network-on-chip in 65nm cmos . In ISSCC , pages 98 -- 99 , February 2007 . S. Vangal et al. An 80-tile 1.28 TFLOPS network-on-chip in 65nm cmos. In ISSCC, pages 98--99, February 2007."},{"key":"e_1_3_2_1_4_1","volume-title":"UC","author":"Nagel L. W.","year":"1975","unstructured":"L. W. Nagel . SPICE2 : A Computer Program to Simulate Semiconductor Circuits. ERL-M520 , UC , Berkeley, USA , 1975 . L. W. Nagel. SPICE2: A Computer Program to Simulate Semiconductor Circuits. ERL-M520, UC, Berkeley, USA, 1975."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1982.1270004"},{"key":"e_1_3_2_1_6_1","volume-title":"Relaxation techniques for the simulation of VLSI circuits","author":"White J. K.","year":"1987","unstructured":"J. K. White and A. Sangiovanni-Vincentelli . Relaxation techniques for the simulation of VLSI circuits . Kluwer Academic Publishers , Boston Norwell, MA, USA , 1987 . J. K. White and A. Sangiovanni-Vincentelli. Relaxation techniques for the simulation of VLSI circuits. Kluwer Academic Publishers, Boston Norwell, MA, USA, 1987."},{"key":"e_1_3_2_1_7_1","first-page":"270","volume-title":"ICCAD","author":"Reichelt M. W.","year":"1993","unstructured":"M. W. Reichelt , A. Lumsdaine , and J. K. White . Accerlerated waveform methods for parallel transient simulation of semiconductor devices . In ICCAD , pages 270 -- 274 , Nov. 1993 . M. W. Reichelt, A. Lumsdaine, and J. K. White. Accerlerated waveform methods for parallel transient simulation of semiconductor devices. In ICCAD, pages 270--274, Nov. 1993."},{"key":"e_1_3_2_1_8_1","first-page":"442","volume-title":"HICSS","author":"Wever U.","year":"1996","unstructured":"U. Wever and Q. Zheng . Parallel transient analysis for circuit simulation . In HICSS , pages 442 -- 447 . IEEE, January 1996 . U. Wever and Q. Zheng. Parallel transient analysis for circuit simulation. In HICSS, pages 442--447. IEEE, January 1996."},{"key":"e_1_3_2_1_9_1","volume-title":"Electronic Circuit and System Simulation Methods","author":"Pillage L. T.","year":"1995","unstructured":"L. T. Pillage , R. A. Rohrer , and C. Visweswariah . Electronic Circuit and System Simulation Methods . McGraw-Hill , 1995 . L. T. Pillage, R. A. Rohrer, and C. Visweswariah. Electronic Circuit and System Simulation Methods. McGraw-Hill, 1995."},{"key":"e_1_3_2_1_10_1","volume-title":"VLSI Circuit Simulation and Optimization","author":"Litovski V.","year":"1997","unstructured":"V. Litovski and M. Zwolinski . VLSI Circuit Simulation and Optimization . Chapman & amp; Hall, New York, NY, USA, 1997 . V. Litovski and M. Zwolinski. VLSI Circuit Simulation and Optimization. Chapman & Hall, New York, NY, USA, 1997."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1970.1083133"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1137\/S0895479897317685"}],"event":{"name":"DAC '08: The 45th Annual Design Automation Conference 2008","sponsor":["The EDA Consortium","IEEE\/CASS\/CANDE\/CEDA","SIGDA ACM Special Interest Group on Design Automation"],"location":"Anaheim California","acronym":"DAC '08"},"container-title":["Proceedings of the 45th annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1391469.1391531","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1391469.1391531","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:58:04Z","timestamp":1750255084000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1391469.1391531"}},"subtitle":["parallel transient simulation of analog and digital circuits on multi-core shared-memory machines"],"short-title":[],"issued":{"date-parts":[[2008,6,8]]},"references-count":12,"alternative-id":["10.1145\/1391469.1391531","10.1145\/1391469"],"URL":"https:\/\/doi.org\/10.1145\/1391469.1391531","relation":{},"subject":[],"published":{"date-parts":[[2008,6,8]]},"assertion":[{"value":"2008-06-08","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}