{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,7]],"date-time":"2026-10-07T04:35:37Z","timestamp":1791347737849,"version":"4.3.1"},"publisher-location":"New York, NY, USA","reference-count":13,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,6,8]],"date-time":"2008-06-08T00:00:00Z","timestamp":1212883200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100005049","name":"Science and Engineering Research Council, Agency for Science, Technology and Research","doi-asserted-by":"publisher","award":["R-252-000-258-305"],"award-info":[{"award-number":["R-252-000-258-305"]}],"id":[{"id":"10.13039\/501100005049","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001352","name":"National University of Singapore","doi-asserted-by":"publisher","award":["R-252-000-292-112"],"award-info":[{"award-number":["R-252-000-292-112"]}],"id":[{"id":"10.13039\/501100001352","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,6,8]]},"DOI":"10.1145\/1391469.1391545","type":"proceedings-article","created":{"date-parts":[[2008,7,30]],"date-time":"2008-07-30T12:09:58Z","timestamp":1217419798000},"page":"300-303","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":111,"title":["Exploring locking & partitioning for predictable shared caches on multi-cores"],"prefix":"10.1145","author":[{"given":"Vivy","family":"Suhendra","sequence":"first","affiliation":[{"name":"National University of Singapore"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tulika","family":"Mitra","sequence":"additional","affiliation":[{"name":"National University of Singapore"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2008,6,8]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2006.35"},{"key":"e_1_3_2_1_2_1","volume-title":"J. Y.-T","author":"Carpenter J.","year":"2004","unstructured":"J. Carpenter , S. Funk , P. Holman , A. Srinivasan , J. Anderson , and S. Baruah . A Categorization of Real-time Multiprocessor Scheduling Problems and Algorithms . In J. Y.-T . Leung, editor, Handbook of Scheduling: Algorithms, Models , and Performance Analysis. Chapman Hall\/CRC Press , 2004 . J. Carpenter, S. Funk, P. Holman, A. Srinivasan, J. Anderson, and S. Baruah. A Categorization of Real-time Multiprocessor Scheduling Problems and Algorithms. In J. Y.-T. Leung, editor, Handbook of Scheduling: Algorithms, Models, and Performance Analysis. Chapman Hall\/CRC Press, 2004."},{"key":"e_1_3_2_1_4_1","volume-title":"RTSS","author":"Kirk D.","year":"1989","unstructured":"D. Kirk . SMART (Strategic Memory Allocation for Real-Time) Cache Design . In RTSS , 1989 . D. Kirk. SMART (Strategic Memory Allocation for Real-Time) Cache Design. In RTSS, 1989."},{"key":"e_1_3_2_1_5_1","volume-title":"Performance Analysis of Real-time Embedded Software","author":"Li Y.-T.","year":"1998","unstructured":"Y.-T. Li and S. Malik . Performance Analysis of Real-time Embedded Software . Springer , 1998 . Y.-T. Li and S. Malik. Performance Analysis of Real-time Embedded Software. Springer, 1998."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/EMRTS.2000.853989"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008138407139"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2006.32"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/827272.829141"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1289881.1289917"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.238493"},{"key":"e_1_3_2_1_12_1","volume-title":"PDCS","author":"Suh G.","year":"2001","unstructured":"G. Suh , L. Rudolph , and S. Devadas . Dynamic Cache Partitioning for Simultaneous Multithreading Systems . In PDCS , 2001 . G. Suh, L. Rudolph, and S. Devadas. Dynamic Cache Partitioning for Simultaneous Multithreading Systems. In PDCS, 2001."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008141130870"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/781027.781062"}],"event":{"name":"DAC '08: The 45th Annual Design Automation Conference 2008","location":"Anaheim California","acronym":"DAC '08","sponsor":["The EDA Consortium","IEEE\/CASS\/CANDE\/CEDA","SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 45th annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1391469.1391545","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1391469.1391545","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:58:04Z","timestamp":1750255084000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1391469.1391545"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,6,8]]},"references-count":13,"alternative-id":["10.1145\/1391469.1391545","10.1145\/1391469"],"URL":"https:\/\/doi.org\/10.1145\/1391469.1391545","relation":{},"subject":[],"published":{"date-parts":[[2008,6,8]]},"assertion":[{"value":"2008-06-08","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}