{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T15:56:56Z","timestamp":1761580616973,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":8,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,6,8]],"date-time":"2008-06-08T00:00:00Z","timestamp":1212883200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001711","name":"Schweizerische Nationalfonds zur F\u00f6rderung der Wissenschaftlichen Forschung","doi-asserted-by":"publisher","award":["200021-109450\/1"],"award-info":[{"award-number":["200021-109450\/1"]}],"id":[{"id":"10.13039\/501100001711","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Spanish Government Research","award":["TIN2005-5619"],"award-info":[{"award-number":["TIN2005-5619"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,6,8]]},"DOI":"10.1145\/1391469.1391556","type":"proceedings-article","created":{"date-parts":[[2008,7,30]],"date-time":"2008-07-30T12:09:58Z","timestamp":1217419798000},"page":"339-340","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":19,"title":["Programmable logic circuits based on ambipolar CNFET"],"prefix":"10.1145","author":[{"given":"M. Haykel","family":"Ben Jamaa","sequence":"first","affiliation":[{"name":"Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Atienza","sequence":"additional","affiliation":[{"name":"Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Switzerland and Complutense University of Madrid, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yusuf","family":"Leblebici","sequence":"additional","affiliation":[{"name":"Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Giovanni","family":"De Micheli","sequence":"additional","affiliation":[{"name":"Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2008,6,8]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/774572.774652"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1021\/nl049222b"},{"key":"e_1_3_2_1_3_1","volume-title":"IEDM, 687--690","author":"Lin Y.-M.","year":"2004","unstructured":"Y.-M. Lin Novel Carbon Nanotube FET Design with Tunable Polarity . In IEDM, 687--690 , 2004 . Y.-M. Lin et al. Novel Carbon Nanotube FET Design with Tunable Polarity. In IEDM, 687--690, 2004."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278551"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278716"},{"key":"e_1_3_2_1_6_1","first-page":"1965","article-title":"Fault-Tolerant PLA-Style Circuit Design for Failure-Prone Nanometer CMOS and Quantum Device Technologies","volume":"3","author":"Schmid A.","year":"2004","unstructured":"A. Schmid Fault-Tolerant PLA-Style Circuit Design for Failure-Prone Nanometer CMOS and Quantum Device Technologies . Neural Networks , 3 : 1965 -- 1969 , 2004 . A. Schmid et al. Fault-Tolerant PLA-Style Circuit Design for Failure-Prone Nanometer CMOS and Quantum Device Technologies. Neural Networks, 3:1965--1969, 2004.","journal-title":"Neural Networks"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.1676349"},{"volume-title":"Logic Synthesis and Optimization Benchmarks User Guide Version 3.0. Technical report","year":"2001","key":"e_1_3_2_1_8_1","unstructured":"Saeyang Yang. Logic Synthesis and Optimization Benchmarks User Guide Version 3.0. Technical report , Microelectronics Center of North Carolina , 2001 . Saeyang Yang. Logic Synthesis and Optimization Benchmarks User Guide Version 3.0. Technical report, Microelectronics Center of North Carolina, 2001."}],"event":{"name":"DAC '08: The 45th Annual Design Automation Conference 2008","sponsor":["The EDA Consortium","IEEE\/CASS\/CANDE\/CEDA","SIGDA ACM Special Interest Group on Design Automation"],"location":"Anaheim California","acronym":"DAC '08"},"container-title":["Proceedings of the 45th annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1391469.1391556","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1391469.1391556","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:58:04Z","timestamp":1750255084000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1391469.1391556"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,6,8]]},"references-count":8,"alternative-id":["10.1145\/1391469.1391556","10.1145\/1391469"],"URL":"https:\/\/doi.org\/10.1145\/1391469.1391556","relation":{},"subject":[],"published":{"date-parts":[[2008,6,8]]},"assertion":[{"value":"2008-06-08","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}