{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T15:56:57Z","timestamp":1761580617184,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,6,8]],"date-time":"2008-06-08T00:00:00Z","timestamp":1212883200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000143","name":"Division of Computing and Communication Foundations","doi-asserted-by":"publisher","award":["CCF-0541297"],"award-info":[{"award-number":["CCF-0541297"]}],"id":[{"id":"10.13039\/100000143","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,6,8]]},"DOI":"10.1145\/1391469.1391568","type":"proceedings-article","created":{"date-parts":[[2008,7,30]],"date-time":"2008-07-30T12:09:58Z","timestamp":1217419798000},"page":"367-372","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":20,"title":["Precise failure localization using automated layout analysis of diagnosis candidates"],"prefix":"10.1145","author":[{"given":"Wing Chiu","family":"Tam","sequence":"first","affiliation":[{"name":"Carnegie Mellon University, Pittsburgh, PA"}]},{"given":"Osei","family":"Poku","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University, Pittsburgh, PA"}]},{"given":"R. D. Shawn","family":"Blanton","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University, Pittsburgh, PA"}]}],"member":"320","published-online":{"date-parts":[[2008,6,8]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Semiconductor Industry Association \"The International Technology Roadmap for Semiconductors \" 2005 edition. Semiconductor Industry Association \"The International Technology Roadmap for Semiconductors \" 2005 edition."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"crossref","unstructured":"L. C. Wagner \"Failure Analysis of Integrated Circuits Tool and Techniques \" Kluwer Academic Publishers Chapter 1: Introduction pp. 1--12 1999. L. C. Wagner \"Failure Analysis of Integrated Circuits Tool and Techniques \" Kluwer Academic Publishers Chapter 1: Introduction pp. 1--12 1999.","DOI":"10.1007\/978-1-4615-4919-2_1"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"crossref","unstructured":"R. Desineni O. Poku and R. D. Blanton. \"A Logic Diagnosis Methodology for Improved Localization and Extraction of Accurate Defect Behavior \" International Test Conference p. 12.3 2006. R. Desineni O. Poku and R. D. Blanton. \"A Logic Diagnosis Methodology for Improved Localization and Extraction of Accurate Defect Behavior \" International Test Conference p. 12.3 2006.","DOI":"10.1109\/TEST.2006.297627"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","unstructured":"L. C. Wagner \"Failure Analysis of Integrated Circuits Tool and Techniques \" Kluwer Academic Publishers Chapter 11: Chemical Analysis pp. 195--204 1999. L. C. Wagner \"Failure Analysis of Integrated Circuits Tool and Techniques \" Kluwer Academic Publishers Chapter 11: Chemical Analysis pp. 195--204 1999.","DOI":"10.1007\/978-1-4615-4919-2_11"},{"key":"e_1_3_2_1_5_1","first-page":"446","author":"Wills K. S.","year":"2004","journal-title":"\"Delayering Techniques: Dry Processes, Wet Chemical Processing and Parallel Lapping,\" Microelectronics Failure Analysis Desktop Reference"},{"key":"e_1_3_2_1_6_1","unstructured":"D. Rusli \"Etching Method using an At Least Semi-Solid Media \" www.patentstorm.us\/patents\/7098143-description.html. D. Rusli \"Etching Method using an At Least Semi-Solid Media \" www.patentstorm.us\/patents\/7098143-description.html."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"crossref","unstructured":"T. Haddock and S. Boddicker \"Failure Analysis of Integrated Circuits Tool and Techniques \" Kluwer Academic Publishers Chapter 9: Cross Section Analysis pp. 159--174 1999. T. Haddock and S. Boddicker \"Failure Analysis of Integrated Circuits Tool and Techniques \" Kluwer Academic Publishers Chapter 9: Cross Section Analysis pp. 159--174 1999.","DOI":"10.1007\/978-1-4615-4919-2_9"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"crossref","unstructured":"L. C. Wagner \"Failure Analysis of Integrated Circuits Tool and Techniques \" Kluwer Academic Publishers Chapter 10: Inspection Techniques pp. 175--194 1999. L. C. Wagner \"Failure Analysis of Integrated Circuits Tool and Techniques \" Kluwer Academic Publishers Chapter 10: Inspection Techniques pp. 175--194 1999.","DOI":"10.1007\/978-1-4615-4919-2_10"},{"key":"e_1_3_2_1_9_1","first-page":"473","author":"Engel B.","year":"2004","journal-title":"\"The Art of Cross Sectioning,\" Microelectronics Failure Analysis Desktop Reference"},{"key":"e_1_3_2_1_10_1","first-page":"309","volume-title":"International Test Conference","author":"Vogels T. J.","year":"2003"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"crossref","unstructured":"S. Venkataraman and S. B. Drummonds \"A technique for logic fault diagnosis of interconnect open defects \" VLSI Test Symposium pp. 313--318 2000. S. Venkataraman and S. B. Drummonds \"A technique for logic fault diagnosis of interconnect open defects \" VLSI Test Symposium pp. 313--318 2000.","DOI":"10.1109\/VTEST.2000.843860"},{"key":"e_1_3_2_1_12_1","first-page":"99","volume-title":"International Symposium for Testing and Failure Analysis","author":"Ontko G.","year":"2004"},{"key":"e_1_3_2_1_13_1","first-page":"181","author":"Bodoh D.","year":"2004","journal-title":"\"Diagnostic Fault Simulation for the Failure Analyst,\" International Symposium for Testing and Failure Analysis"},{"key":"e_1_3_2_1_14_1","first-page":"47","author":"Hora C.","year":"2004","journal-title":"\"Towards High Accuracy Fault Diagnosis of Digital Circuits,\" International Symposium for Testing and Failure Analysis"},{"key":"e_1_3_2_1_15_1","first-page":"562","author":"Venkataraman S.","year":"1997","journal-title":"\"A Deductive Technique for Diagnosis of Bridging Faults,\" International Conference on Computer-Aided Design"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.870836"},{"key":"e_1_3_2_1_17_1","unstructured":"www.si2.org\/openeda.si2.org. www.si2.org\/openeda.si2.org."},{"key":"e_1_3_2_1_18_1","unstructured":"www.cgal.org. www.cgal.org."}],"event":{"name":"DAC '08: The 45th Annual Design Automation Conference 2008","sponsor":["The EDA Consortium","IEEE\/CASS\/CANDE\/CEDA","SIGDA ACM Special Interest Group on Design Automation"],"location":"Anaheim California","acronym":"DAC '08"},"container-title":["Proceedings of the 45th annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1391469.1391568","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1391469.1391568","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:58:04Z","timestamp":1750255084000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1391469.1391568"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,6,8]]},"references-count":18,"alternative-id":["10.1145\/1391469.1391568","10.1145\/1391469"],"URL":"https:\/\/doi.org\/10.1145\/1391469.1391568","relation":{},"subject":[],"published":{"date-parts":[[2008,6,8]]},"assertion":[{"value":"2008-06-08","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}