{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,10]],"date-time":"2026-03-10T13:09:48Z","timestamp":1773148188589,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":16,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,6,8]],"date-time":"2008-06-08T00:00:00Z","timestamp":1212883200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,6,8]]},"DOI":"10.1145\/1391469.1391588","type":"proceedings-article","created":{"date-parts":[[2008,7,30]],"date-time":"2008-07-30T12:09:58Z","timestamp":1217419798000},"page":"456-461","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":25,"title":["Transistor level gate modeling for accurate and fast timing, noise, and power analysis"],"prefix":"10.1145","author":[{"given":"S.","family":"Raja","sequence":"first","affiliation":[{"name":"CLK Design Automation, Littleton, MA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F.","family":"Varadi","sequence":"additional","affiliation":[{"name":"CLK Design Automation, Littleton, MA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Becer","sequence":"additional","affiliation":[{"name":"CLK Design Automation, Littleton, MA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Geada","sequence":"additional","affiliation":[{"name":"CLK Design Automation, Littleton, MA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2008,6,8]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.506141"},{"key":"e_1_3_2_1_2_1","unstructured":"Composite Current Source Synopsys 2005 \"CCS timing white paper \" In http:\/\/www.synopsys.com\/products\/solutions\/galaxy\/ccs\/cc_source.html  Composite Current Source Synopsys 2005 \"CCS timing white paper \" In http:\/\/www.synopsys.com\/products\/solutions\/galaxy\/ccs\/cc_source.html"},{"key":"e_1_3_2_1_3_1","unstructured":"Cadence Technical Paper 2005 \"Delay calculation meets the nanometer era \" In http:\/\/www.cadence.com\/products\/digital_ic\/tech_info.aspx  Cadence Technical Paper 2005 \"Delay calculation meets the nanometer era \" In http:\/\/www.cadence.com\/products\/digital_ic\/tech_info.aspx"},{"key":"e_1_3_2_1_4_1","unstructured":"BSIM4 Home Page In http:\/\/www-device.eecs.berkeley.edu\/bsim3\/bsim4.hml  BSIM4 Home Page In http:\/\/www-device.eecs.berkeley.edu\/bsim3\/bsim4.hml"},{"key":"e_1_3_2_1_5_1","unstructured":"\"Path Mill: Transistor-level static timing analysis \" In http:\/\/www.synopsys.com\/products\/analysis\/pathmill_ds.pdf  \"Path Mill: Transistor-level static timing analysis \" In http:\/\/www.synopsys.com\/products\/analysis\/pathmill_ds.pdf"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775933"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"crossref","unstructured":"E. Ladan-Mozes and N. Shavit \"An optimistic approach to lock-free FIFO queues \" In Proceedings of International Conference on Distributed Computing 2004  E. Ladan-Mozes and N. Shavit \"An optimistic approach to lock-free FIFO queues \" In Proceedings of International Conference on Distributed Computing 2004","DOI":"10.1007\/978-3-540-30186-8_9"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337400"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382562"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146974"},{"key":"e_1_3_2_1_11_1","first-page":"678","article-title":"A nonlinear cell macromodel for digital applications","author":"Kashyap C.","year":"2007","journal-title":"Proceedings of ICCAD"},{"key":"e_1_3_2_1_12_1","first-page":"58","article-title":"PRIMA: Passive reduced-order interconnect macromodeling algorithm","author":"Odabasioglu A.","year":"1997","journal-title":"Proceedings of ICCAD"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996663"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.130"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1982.1051758"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.125"}],"event":{"name":"DAC '08: The 45th Annual Design Automation Conference 2008","location":"Anaheim California","acronym":"DAC '08","sponsor":["The EDA Consortium","IEEE\/CASS\/CANDE\/CEDA","SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 45th annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1391469.1391588","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1391469.1391588","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:58:04Z","timestamp":1750255084000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1391469.1391588"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,6,8]]},"references-count":16,"alternative-id":["10.1145\/1391469.1391588","10.1145\/1391469"],"URL":"https:\/\/doi.org\/10.1145\/1391469.1391588","relation":{},"subject":[],"published":{"date-parts":[[2008,6,8]]},"assertion":[{"value":"2008-06-08","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}