{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:37:19Z","timestamp":1750307839818,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":14,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,6,8]],"date-time":"2008-06-08T00:00:00Z","timestamp":1212883200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,6,8]]},"DOI":"10.1145\/1391469.1391623","type":"proceedings-article","created":{"date-parts":[[2008,7,30]],"date-time":"2008-07-30T12:09:58Z","timestamp":1217419798000},"page":"600-605","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Multiobjective optimization of sleep vector for zigzag power-gated circuits in standard cell elements"],"prefix":"10.1145","author":[{"given":"Seungwhun","family":"Paik","sequence":"first","affiliation":[{"name":"KAIST, Daejeon, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Youngsoo","family":"Shin","sequence":"additional","affiliation":[{"name":"KAIST, Daejeon, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2008,6,8]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.400426"},{"key":"e_1_3_2_1_2_1","first-page":"44","volume-title":"Symp. on VLSI Circuits","author":"Kumagai K.","year":"1998","unstructured":"K. Kumagai , H. Iwaki , H. Yoshida , H. Suzuki , T. Yamada , and S. Kurosawa , \" A novel powering-down scheme for low Vt cmos circuits,\" in Proc . Symp. on VLSI Circuits , June 1998 , pp. 44 -- 45 . K. Kumagai, H. Iwaki, H. Yoshida, H. Suzuki, T. Yamada, and S. Kurosawa, \"A novel powering-down scheme for low Vt cmos circuits,\" in Proc. Symp. on VLSI Circuits, June 1998, pp. 44--45."},{"key":"e_1_3_2_1_3_1","first-page":"138","volume-title":"IEEE Int. Solid-State Circuits Conf.","author":"Royannez P.","year":"2006","unstructured":"P. Royannez , H. Mair , F. Dahan , M. Wagner , M. Streeter , L. Bouetel , J. Blasquez , H. Clasen , G. Semino , J. Dong , D. Scott , B. Pitts , C. Raibaut , and U. Ko , \" 90nm low leakage SoC design techniques for wireless applications,\" in Proc . IEEE Int. Solid-State Circuits Conf. , Feb. 2006 , pp. 138 -- 139 . P. Royannez, H. Mair, F. Dahan, M. Wagner, M. Streeter, L. Bouetel, J. Blasquez, H. Clasen, G. Semino, J. Dong, D. Scott, B. Pitts, C. Raibaut, and U. Ko, \"90nm low leakage SoC design techniques for wireless applications,\" in Proc. IEEE Int. Solid-State Circuits Conf., Feb. 2006, pp. 138--139."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.102"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.245593"},{"key":"e_1_3_2_1_6_1","first-page":"400","volume-title":"IEEE Int. Solid-State Circuits Conf.","author":"Min K.-S.","year":"2003","unstructured":"K.-S. Min , H. Kawaguchi , and T. Sakurai , \" Zigzag super cut-off CMOS (ZSCCMOS) block activation with self-adaptive voltage level controller: An alternative to clock-gating scheme in leakage dominant era,\" in Proc . IEEE Int. Solid-State Circuits Conf. , Feb. 2003 , pp. 400 -- 401 . K.-S. Min, H. Kawaguchi, and T. Sakurai, \"Zigzag super cut-off CMOS (ZSCCMOS) block activation with self-adaptive voltage level controller: An alternative to clock-gating scheme in leakage dominant era,\" in Proc. IEEE Int. Solid-State Circuits Conf., Feb. 2003, pp. 400--401."},{"key":"e_1_3_2_1_7_1","first-page":"87","volume-title":"Custom Integrated Circuits Conf.","author":"Miyazaki T.","year":"2004","unstructured":"T. Miyazaki , T. Q. Canh , H. Kawaguchi , and T. Sakurai , \" Observation of one-fifth-of-a-clock wake-up time of power-gated circuit,\" in Proc . Custom Integrated Circuits Conf. , Oct. 2004 , pp. 87 -- 90 . T. Miyazaki, T. Q. Canh, H. Kawaguchi, and T. Sakurai, \"Observation of one-fifth-of-a-clock wake-up time of power-gated circuit,\" in Proc. Custom Integrated Circuits Conf., Oct. 2004, pp. 87--90."},{"key":"e_1_3_2_1_8_1","first-page":"31","volume-title":"Int. Conf. on VLSI Design","author":"Duarte D.","year":"2002","unstructured":"D. Duarte , Y.-F. Tsai , N. Vijaykrishnan , and M. J. Irwin , \" Evaluating run-time techniques for leakage power reduction,\" in Proc . Int. Conf. on VLSI Design , Jan. 2002 , pp. 31 -- 38 . D. Duarte, Y.-F. Tsai, N. Vijaykrishnan, and M. J. Irwin, \"Evaluating run-time techniques for leakage power reduction,\" in Proc. Int. Conf. on VLSI Design, Jan. 2002, pp. 31--38."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.406998"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.364440"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/4235.996017"},{"key":"e_1_3_2_1_12_1","first-page":"132","volume-title":"European Test Conf.","author":"Ercolani S.","year":"1989","unstructured":"S. Ercolani , M. Favalli , M. Damiani , P. Olivo , and B. Ricc\u00f3 , \" Estimate of signal probability in combinational logic networks,\" in Proc . European Test Conf. , Apr. 1989 , pp. 132 -- 138 . S. Ercolani, M. Favalli, M. Damiani, P. Olivo, and B. Ricc\u00f3, \"Estimate of signal probability in combinational logic networks,\" in Proc. European Test Conf., Apr. 1989, pp. 132--138."},{"key":"e_1_3_2_1_13_1","first-page":"113","volume-title":"Asia South Pacific Design Automation Conf.","author":"Mutoh S.","year":"1999","unstructured":"S. Mutoh , S. Shigematsu , Y. Gotoh , and S. Konaka , \" Design method of MTCMOS power switch for low-voltage highspeed LSIs,\" in Proc . Asia South Pacific Design Automation Conf. , Jan. 1999 , pp. 113 -- 116 . S. Mutoh, S. Shigematsu, Y. Gotoh, and S. Konaka, \"Design method of MTCMOS power switch for low-voltage highspeed LSIs,\" in Proc. Asia South Pacific Design Automation Conf., Jan. 1999, pp. 113--116."},{"key":"e_1_3_2_1_14_1","unstructured":"\"Opencores \" http:\/\/www.opencores.org\/.  \"Opencores \" http:\/\/www.opencores.org\/."}],"event":{"name":"DAC '08: The 45th Annual Design Automation Conference 2008","sponsor":["The EDA Consortium","IEEE\/CASS\/CANDE\/CEDA","SIGDA ACM Special Interest Group on Design Automation"],"location":"Anaheim California","acronym":"DAC '08"},"container-title":["Proceedings of the 45th annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1391469.1391623","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1391469.1391623","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:58:04Z","timestamp":1750255084000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1391469.1391623"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,6,8]]},"references-count":14,"alternative-id":["10.1145\/1391469.1391623","10.1145\/1391469"],"URL":"https:\/\/doi.org\/10.1145\/1391469.1391623","relation":{},"subject":[],"published":{"date-parts":[[2008,6,8]]},"assertion":[{"value":"2008-06-08","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}