{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:38:07Z","timestamp":1750307887442,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":16,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,6,8]],"date-time":"2008-06-08T00:00:00Z","timestamp":1212883200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,6,8]]},"DOI":"10.1145\/1391469.1391672","type":"proceedings-article","created":{"date-parts":[[2008,7,30]],"date-time":"2008-07-30T12:09:58Z","timestamp":1217419798000},"page":"796-799","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["TuneFPGA"],"prefix":"10.1145","author":[{"given":"Stephen","family":"Bijansky","sequence":"first","affiliation":[{"name":"The University of Texas at Austin"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Adnan","family":"Aziz","sequence":"additional","affiliation":[{"name":"The University of Texas at Austin"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2008,6,8]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775920"},{"key":"e_1_3_2_1_2_1","volume-title":"A 65-nm Dual-Core Multithreaded Xeon Processor with 16-MB L3 Cache,\" IEEE J. Solid-State Circuits","author":"Rusu S.","year":"2007","unstructured":"S. Rusu , \" A 65-nm Dual-Core Multithreaded Xeon Processor with 16-MB L3 Cache,\" IEEE J. Solid-State Circuits , 2007 . S. Rusu et al., \"A 65-nm Dual-Core Multithreaded Xeon Processor with 16-MB L3 Cache,\" IEEE J. Solid-State Circuits, 2007."},{"key":"e_1_3_2_1_3_1","volume-title":"IEEE Custom Integrated Circuits Conference","author":"Nassif S.","year":"2001","unstructured":"S. Nassif , \"Modeling and Analysis of Manufacturing Variations,\" IEEE Custom Integrated Circuits Conference , 2001 . S. Nassif, \"Modeling and Analysis of Manufacturing Variations,\" IEEE Custom Integrated Circuits Conference, 2001."},{"key":"e_1_3_2_1_4_1","unstructured":"http:\/\/TuneFPGA.googlepages.com.  http:\/\/TuneFPGA.googlepages.com."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.833667"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884848"},{"key":"e_1_3_2_1_7_1","volume-title":"IEEE Custom Integrated Circuits Conference","author":"Cao Y.","year":"2000","unstructured":"Y. Cao SFET and Interconnect Modeling for Early Circuit Simulation,\" IEEE Custom Integrated Circuits Conference , 2000 . Y. Cao et al., \"New Paradigm of Predictive MOSFET and Interconnect Modeling for Early Circuit Simulation,\" IEEE Custom Integrated Circuits Conference, 2000."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065718"},{"key":"e_1_3_2_1_9_1","volume-title":"IEEE International Solid-State Circuits Conference","author":"Dorsey J.","year":"2007","unstructured":"J. Dorsey IEEE International Solid-State Circuits Conference , 2007 . J. Dorsey et al., \"An Integrated Quad-Core Opteron Processor,\" IEEE International Solid-State Circuits Conference, 2007."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147069"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.85"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/566408.566437"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/228370.228390"},{"key":"e_1_3_2_1_14_1","volume-title":"IEEE Custom Integrated Circuits Conference","author":"Katsuki K.","year":"2005","unstructured":"K. Katsuki A Yield and Speed Enhancement Scheme under Within-Die Variations on 90nm LUT Array ,\" IEEE Custom Integrated Circuits Conference , 2005 . K. Katsuki et al., \"A Yield and Speed Enhancement Scheme under Within-Die Variations on 90nm LUT Array,\" IEEE Custom Integrated Circuits Conference, 2005."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1216919.1216948"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1117201.1117203"}],"event":{"name":"DAC '08: The 45th Annual Design Automation Conference 2008","sponsor":["The EDA Consortium","IEEE\/CASS\/CANDE\/CEDA","SIGDA ACM Special Interest Group on Design Automation"],"location":"Anaheim California","acronym":"DAC '08"},"container-title":["Proceedings of the 45th annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1391469.1391672","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1391469.1391672","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T14:47:13Z","timestamp":1750258033000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1391469.1391672"}},"subtitle":["post-silicon tuning of dual-Vdd FPGAs"],"short-title":[],"issued":{"date-parts":[[2008,6,8]]},"references-count":16,"alternative-id":["10.1145\/1391469.1391672","10.1145\/1391469"],"URL":"https:\/\/doi.org\/10.1145\/1391469.1391672","relation":{},"subject":[],"published":{"date-parts":[[2008,6,8]]},"assertion":[{"value":"2008-06-08","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}