{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,27]],"date-time":"2026-09-27T11:29:40Z","timestamp":1790508580903,"version":"4.1.0"},"publisher-location":"New York, NY, USA","reference-count":12,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,6,8]],"date-time":"2008-06-08T00:00:00Z","timestamp":1212883200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,6,8]]},"DOI":"10.1145\/1391469.1391675","type":"proceedings-article","created":{"date-parts":[[2008,7,30]],"date-time":"2008-07-30T12:09:58Z","timestamp":1217419798000},"page":"806-811","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":21,"title":["Pre-RTL formal verification"],"prefix":"10.1145","author":[{"given":"Robert","family":"Beers","sequence":"first","affiliation":[{"name":"Intel Corporation, Hillsboro, OR"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2008,6,8]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1022965204416"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-39656-7_10"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378473"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/647763.735662"},{"key":"e_1_3_2_1_5_1","first-page":"43","volume-title":"From HDL Descriptions to Guaranteed Correct Circuit Designs","author":"Camilleri A.","year":"1986","unstructured":"A. Camilleri , M. Gordon , and T. Melham . Hardware Verification Using Higher-Order Logic . In D. Borrione, editor, From HDL Descriptions to Guaranteed Correct Circuit Designs , pages 43 -- 67 . North-Holland , 1986 .]] A. Camilleri, M. Gordon, and T. Melham. Hardware Verification Using Higher-Order Logic. In D. Borrione, editor, From HDL Descriptions to Guaranteed Correct Circuit Designs, pages 43--67. North-Holland, 1986.]]"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.329261"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1022973506233"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/646527.695044"},{"key":"e_1_3_2_1_10_1","first-page":"20","volume-title":"Automation and Test in Europe Conf. and Exposition (DATE)","author":"Kaivola R.","year":"2002","unstructured":"R. Kaivola and N. Narasimhan . Formal verification of the Pentium\u00ae 4 floating-point multiplier. In Design , Automation and Test in Europe Conf. and Exposition (DATE) , pages 20 -- 27 . IEEE Computer Society , 2002 .]] R. Kaivola and N. Narasimhan. Formal verification of the Pentium\u00ae 4 floating-point multiplier. In Design, Automation and Test in Europe Conf. and Exposition (DATE), pages 20--27. IEEE Computer Society, 2002.]]"},{"key":"e_1_3_2_1_11_1","volume-title":"Addision-Wesley","author":"Lamport L.","year":"2002","unstructured":"L. Lamport . Specifying Systems : The TLA+ Language and Tools for Hardware and Software Engineers . Addision-Wesley , 2002 .]] L. Lamport. Specifying Systems: The TLA+ Language and Tools for Hardware and Software Engineers. Addision-Wesley, 2002.]]"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775834"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/646704.702012"}],"event":{"name":"DAC '08: The 45th Annual Design Automation Conference 2008","location":"Anaheim California","acronym":"DAC '08","sponsor":["The EDA Consortium","IEEE\/CASS\/CANDE\/CEDA","SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 45th annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1391469.1391675","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1391469.1391675","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T14:47:13Z","timestamp":1750258033000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1391469.1391675"}},"subtitle":["an intel experience"],"short-title":[],"issued":{"date-parts":[[2008,6,8]]},"references-count":12,"alternative-id":["10.1145\/1391469.1391675","10.1145\/1391469"],"URL":"https:\/\/doi.org\/10.1145\/1391469.1391675","relation":{},"subject":[],"published":{"date-parts":[[2008,6,8]]},"assertion":[{"value":"2008-06-08","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}