{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,8]],"date-time":"2026-09-08T12:08:40Z","timestamp":1788869320580,"version":"build-2803163510"},"publisher-location":"New York, NY, USA","reference-count":14,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,6,8]],"date-time":"2008-06-08T00:00:00Z","timestamp":1212883200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000144","name":"Division of Computer and Network Systems","doi-asserted-by":"publisher","award":["CNS-0546305"],"award-info":[{"award-number":["CNS-0546305"]}],"id":[{"id":"10.13039\/100000144","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,6,8]]},"DOI":"10.1145\/1391469.1391691","type":"proceedings-article","created":{"date-parts":[[2008,7,30]],"date-time":"2008-07-30T08:09:58Z","timestamp":1217405398000},"page":"878-883","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":10,"title":["A power and temperature aware DRAM architecture"],"prefix":"10.1145","author":[{"given":"Song","family":"Liu","sequence":"first","affiliation":[{"name":"Northwestern University, Evanston, IL"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Seda Ogrenci","family":"Memik","sequence":"additional","affiliation":[{"name":"Northwestern University, Evanston, IL"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yu","family":"Zhang","sequence":"additional","affiliation":[{"name":"Northwestern University, Evanston, IL"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gokhan","family":"Memik","sequence":"additional","affiliation":[{"name":"Northwestern University, Evanston, IL"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2008,6,8]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Performance Evaluation Corporation. SPEC CPU2000","author":"Standard"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.82"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/513918.514095"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/383082.383118"},{"key":"e_1_3_2_1_5_1","unstructured":"JEDEC FBDIMM Specification: DDR2 SDRAM Fully Buffered DIMM (FBDIMM) Design Specification http:\/\/www.jedec.org\/download\/search\/JESD2051.pdf.  JEDEC FBDIMM Specification: DDR2 SDRAM Fully Buffered DIMM (FBDIMM) Design Specification http:\/\/www.jedec.org\/download\/search\/JESD2051.pdf."},{"key":"e_1_3_2_1_6_1","unstructured":"JEDEC FBDIMM: Advanced Memory Buffer (AMB) http:\/\/www.jedec.org\/download\/search\/JESD82--20.pdf.  JEDEC FBDIMM: Advanced Memory Buffer (AMB) http:\/\/www.jedec.org\/download\/search\/JESD82--20.pdf."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379007"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250701"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2007.363740"},{"key":"e_1_3_2_1_10_1","unstructured":"Micron Calculating Memory System Power for DDR2.  Micron Calculating Memory System Power for DDR2."},{"key":"e_1_3_2_1_11_1","unstructured":"Micron DDR2 SDRAM http:\/\/download.micron.com\/pdf\/datasheets\/dram\/ddr2\/512 MbDDR2.pdf.  Micron DDR2 SDRAM http:\/\/download.micron.com\/pdf\/datasheets\/dram\/ddr2\/512 MbDDR2.pdf."},{"key":"e_1_3_2_1_12_1","unstructured":"Micron System Power Calculator http:\/\/www.micron.com\/support\/designsupport\/tools\/power calc\/powercalc.aspx.  Micron System Power Calculator http:\/\/www.micron.com\/support\/designsupport\/tools\/power calc\/powercalc.aspx."},{"key":"e_1_3_2_1_13_1","unstructured":"Rambus RDRAM in www.rambus.com.  Rambus RDRAM in www.rambus.com."},{"key":"e_1_3_2_1_14_1","unstructured":"Shivakumar P. and N. P. Jouppi CACTI 3.0: An Integrated Cache Timing Power and Area Model WRL Research Report.  Shivakumar P. and N. P. Jouppi CACTI 3.0: An Integrated Cache Timing Power and Area Model WRL Research Report."}],"event":{"name":"DAC '08: The 45th Annual Design Automation Conference 2008","location":"Anaheim California","acronym":"DAC '08","sponsor":["The EDA Consortium","IEEE\/CASS\/CANDE\/CEDA","SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 45th annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1391469.1391691","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1391469.1391691","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:47:13Z","timestamp":1750243633000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1391469.1391691"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,6,8]]},"references-count":14,"alternative-id":["10.1145\/1391469.1391691","10.1145\/1391469"],"URL":"https:\/\/doi.org\/10.1145\/1391469.1391691","relation":{},"subject":[],"published":{"date-parts":[[2008,6,8]]},"assertion":[{"value":"2008-06-08","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}