{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T18:20:00Z","timestamp":1761675600438,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,9,1]],"date-time":"2008-09-01T00:00:00Z","timestamp":1220227200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,9]]},"DOI":"10.1145\/1404371.1404425","type":"proceedings-article","created":{"date-parts":[[2008,9,4]],"date-time":"2008-09-04T21:44:44Z","timestamp":1220564684000},"page":"193-198","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":16,"title":["Evaluating the robustness of secure triple track logic through prototyping"],"prefix":"10.1145","author":[{"given":"Rafael","family":"Soares","sequence":"first","affiliation":[{"name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul, Porto Alegre, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ney","family":"Calazans","sequence":"additional","affiliation":[{"name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul, Porto Alegre, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Victor","family":"Lomn\u00e9","sequence":"additional","affiliation":[{"name":"Universit\u00e9 Montpellier 2, Montpellier, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Philippe","family":"Maurine","sequence":"additional","affiliation":[{"name":"Universit\u00e9 Montpellier 2, Montpellier, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lionel","family":"Torres","sequence":"additional","affiliation":[{"name":"Universit\u00e9 Montpellier 2, Montpellier, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michel","family":"Robert","sequence":"additional","affiliation":[{"name":"Universit\u00e9 Montpellier 2, Montpellier, France"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2008,9]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/646764.703989"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1007\/11894063_20"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.61"},{"key":"e_1_3_2_1_4_1","first-page":"137","volume-title":"5th Workshop on Cryptographic Hardware and Embedded Systems (CHES)","author":"Fournier J. J. A.","year":"2003","unstructured":"J. J. A. Fournier , S. W. Moore , H. Li , R. D. Mullins and G. S. Taylor , \" Security Evaluation of Asynchronous Circuits,\" in Proc . 5th Workshop on Cryptographic Hardware and Embedded Systems (CHES) , pp. 137 -- 151 , Sept. 2003 . J. J. A. Fournier, S. W. Moore, H. Li, R. D. Mullins and G. S. Taylor, \"Security Evaluation of Asynchronous Circuits,\" in Proc. 5th Workshop on Cryptographic Hardware and Embedded Systems (CHES), pp. 137--151, Sept. 2003."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.124"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/968878.969036"},{"key":"e_1_3_2_1_7_1","first-page":"30","volume-title":"Proc. 6th Workshop on Cryptographic Hardware and Embedded Systems (CHES)","author":"Standaert F. X.","year":"2004","unstructured":"F. X. Standaert , S. B. Ors and B. Preneel , \" Power Analysis of an FPGA: Implementation of Rijndael: Is Pipelining a DPA Countermeasure? \", in Proc. 6th Workshop on Cryptographic Hardware and Embedded Systems (CHES) , pp. 30 -- 44 , Aug. 2004 .. F. X. Standaert, S. B. Ors and B. Preneel, \"Power Analysis of an FPGA: Implementation of Rijndael: Is Pipelining a DPA Countermeasure?\", in Proc. 6th Workshop on Cryptographic Hardware and Embedded Systems (CHES), pp. 30--44, Aug. 2004.."},{"key":"e_1_3_2_1_8_1","first-page":"206","volume-title":"9th International Symposium on Asynchronous Circuits and Systems (ASYNC)","author":"Yu Z.- C.","year":"2003","unstructured":"Z.- C. Yu , S. B. Furber and L. A. Plana , \" An Investigation into the Security of Self-Timed Circuits,\" in Proc . 9th International Symposium on Asynchronous Circuits and Systems (ASYNC) , pp. 206 -- 215 , May . 2003 . Z.- C. Yu, S. B. Furber and L. A. Plana, \"An Investigation into the Security of Self-Timed Circuits,\" in Proc. 9th International Symposium on Asynchronous Circuits and Systems (ASYNC), pp. 206--215, May. 2003."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.41504"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISOC.2007.4402510"},{"key":"e_1_3_2_1_11_1","first-page":"1414","volume-title":"Automation and Test in Europe Conference and Exposition (DATE)","author":"Guilley S.","year":"2004","unstructured":"S. Guilley , P. Hoogvorst , Y. Mathieu , R. Pacalet and J. Provost , \" CMOS Structures Suitable for Secure Hardware,\" in Proc. Design , Automation and Test in Europe Conference and Exposition (DATE) , pp. 1414 -- 1415 , Feb. 2004 . S. Guilley, P. Hoogvorst, Y. Mathieu, R. Pacalet and J. Provost, \"CMOS Structures Suitable for Secure Hardware,\" in Proc. Design, Automation and Test in Europe Conference and Exposition (DATE), pp. 1414--1415, Feb. 2004."},{"key":"e_1_3_2_1_12_1","first-page":"20","volume-title":"19th International Conference on Design of Circuits and Integrated Systems (DCIS)","author":"Razafindraibe A.","year":"2004","unstructured":"A. Razafindraibe , P. Maurine , M. Robert , F. Bouesse , Bertrand Folco and M. Renaudin , \" Secured Structures for Secured Asynchronous QDI Circuits,\" in Proc . 19th International Conference on Design of Circuits and Integrated Systems (DCIS) , pp. 20 -- 26 , Nov. 2004 . A. Razafindraibe, P. Maurine, M. Robert, F. Bouesse, Bertrand Folco and M. Renaudin, \"Secured Structures for Secured Asynchronous QDI Circuits,\" in Proc. 19th International Conference on Design of Circuits and Integrated Systems (DCIS), pp. 20--26, Nov. 2004."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45238-6_11"},{"key":"e_1_3_2_1_14_1","volume-title":"Proc. 19th International Conference on Design of Circuits and Integrated Systems (DCIS)","author":"Mace F.","year":"2004","unstructured":"F. Mace , F. Standaert , I. Hassoune , J.-D. Legat and J.-J. Quisquater , \" A Dynamic Current Mode Logic to Counteract Power Analysis Attacks,\" in Proc. 19th International Conference on Design of Circuits and Integrated Systems (DCIS) , Nov. 2004 . F. Mace, F. Standaert, I. Hassoune, J.-D. Legat and J.-J. Quisquater, \"A Dynamic Current Mode Logic to Counteract Power Analysis Attacks,\" in Proc. 19th International Conference on Design of Circuits and Integrated Systems (DCIS), Nov. 2004."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2005.18"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1007\/11847083_62"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403685"}],"event":{"name":"SBCCI08: 21st Symposium on Integrated Circuits and System Design","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Gramado Brazil","acronym":"SBCCI08"},"container-title":["Proceedings of the 21st annual symposium on Integrated circuits and system design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1404371.1404425","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1404371.1404425","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:29:38Z","timestamp":1750253378000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1404371.1404425"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,9]]},"references-count":17,"alternative-id":["10.1145\/1404371.1404425","10.1145\/1404371"],"URL":"https:\/\/doi.org\/10.1145\/1404371.1404425","relation":{},"subject":[],"published":{"date-parts":[[2008,9]]},"assertion":[{"value":"2008-09-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}