{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,29]],"date-time":"2026-03-29T16:28:49Z","timestamp":1774801729920,"version":"3.50.1"},"reference-count":48,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2008,10,1]],"date-time":"2008-10-01T00:00:00Z","timestamp":1222819200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["J. Emerg. Technol. Comput. Syst."],"published-print":{"date-parts":[[2008,10]]},"abstract":"<jats:p>This article extends our prior work to show that a straightforward use of 3D stacking technology enables the design of compact energy-efficient servers. Our proposed architecture, called PicoServer, employs 3D technology to bond one die containing several simple, slow processing cores to multiple memory dies sufficient for a primary memory. The multiple memory dies are composed of DRAM. This use of 3D stacks readily facilitates wide low-latency buses between processors and memory. These remove the need for an L2 cache allowing its area to be re-allocated to additional simple cores. The additional cores allow the clock frequency to be lowered without impairing throughput. Lower clock frequency means that thermal constraints, a concern with 3D stacking, are easily satisfied. We extend our original analysis on PicoServer to include: (1) a wider set of server workloads, (2) the impact of multithreading, and (3) the on-chip DRAM architecture and system memory usage. PicoServer is intentionally simple, requiring only the simplest form of 3D technology where die are stacked on top of one another. Our intent is to minimize risk of introducing a new technology (3D) to implement a class of low-cost, low-power compact server architectures.<\/jats:p>","DOI":"10.1145\/1412587.1412589","type":"journal-article","created":{"date-parts":[[2008,11,6]],"date-time":"2008-11-06T13:49:43Z","timestamp":1225979383000},"page":"1-34","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":22,"title":["PicoServer"],"prefix":"10.1145","volume":"4","author":[{"given":"Taeho","family":"Kgil","sequence":"first","affiliation":[{"name":"University of Michigan, Intel, Ann Arbor, MI"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ali","family":"Saidi","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nathan","family":"Binkert","sequence":"additional","affiliation":[{"name":"HP Labs, Palo Alto, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Steve","family":"Reinhardt","sequence":"additional","affiliation":[{"name":"University of Michigan, AMD, Ann Arbor, MI"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Krisztian","family":"Flautner","sequence":"additional","affiliation":[{"name":"ARM, Cambridge, UK"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Trevor","family":"Mudge","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2008,11,7]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"3DRISC. 2004. FaStack 3D RISC super-8051 microcontroller. http:\/\/www.tachyonsemi.com\/OtherICs\/datasheets\/TSCR8051Lx_1_5Web.pdf. 3DRISC. 2004. FaStack 3D RISC super-8051 microcontroller. http:\/\/www.tachyonsemi.com\/OtherICs\/datasheets\/TSCR8051Lx_1_5Web.pdf."},{"key":"e_1_2_1_2_1","unstructured":"ARM11MPcore. 2004. ARM 11 MPcore. http:\/\/www.arm.com\/products\/CPUs\/ARM11MPCoreMultiprocessor.html. ARM11MPcore. 2004. ARM 11 MPcore. http:\/\/www.arm.com\/products\/CPUs\/ARM11MPCoreMultiprocessor.html."},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.929647"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/277851.277897"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.82"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.18"},{"key":"e_1_2_1_7_1","volume-title":"Proceedings of the International Conference on Computer Design, 316--318","author":"Black B.","unstructured":"Black , B. , Nelson , D. , Webb , C. , and Samra , N . 2004. 3D processing technology and its impact on iA32 microprocessors . In Proceedings of the International Conference on Computer Design, 316--318 . Black, B., Nelson, D., Webb, C., and Samra, N. 2004. 3D processing technology and its impact on iA32 microprocessors. In Proceedings of the International Conference on Computer Design, 316--318."},{"key":"e_1_2_1_8_1","volume-title":"the Linux Symposium.","author":"Bryant R.","unstructured":"Bryant , R. , Hawkes , J. , Steiner , J. , Barnes , J. , and Higdon , J . 2004. Scaling Linux to the extreme from 64 to 512 processors . In the Linux Symposium. Bryant, R., Hawkes, J., Steiner, J., Barnes, J., and Higdon, J. 2004. Scaling Linux to the extreme from 64 to 512 processors. In the Linux Symposium."},{"key":"e_1_2_1_9_1","unstructured":"Chiang T.-Y. Souri S. J. Chui C. O. and Saraswat K. C. 2001. Thermal analysis of heterogeneous 3-D ICs with various integration scenario. In IEDM Tech. Digest 681--684. Chiang T.-Y. Souri S. J. Chui C. O. and Saraswat K. C. 2001. Thermal analysis of heterogeneous 3-D ICs with various integration scenario. In IEDM Tech. Digest 681--684."},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.962279"},{"key":"e_1_2_1_11_1","volume-title":"Proceedings of the International Conference on Networking.","author":"Congduc E. L.","year":"2004","unstructured":"Congduc , E. L. 2004 . Packet classification in the NIC for improved SMP-based Internet servers . In Proceedings of the International Conference on Networking. Congduc, E. L. 2004. Packet classification in the NIC for improved SMP-based Internet servers. In Proceedings of the International Conference on Networking."},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.136"},{"key":"e_1_2_1_13_1","volume-title":"Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms, 3--16","author":"Flynn M. J.","unstructured":"Flynn , M. J. and Hung , P . 2004. Computer architecture and technology: Some thoughts on the road ahead . In Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms, 3--16 . Flynn, M. J. and Hung, P. 2004. Computer architecture and technology: Some thoughts on the road ahead. In Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms, 3--16."},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.38"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055171"},{"key":"e_1_2_1_16_1","unstructured":"Gupta S. Hilbert M. Hong S. and Patti R. 2004. Techniques for producing 3D ICs with high-density interconnect. www.tezzaron.com\/about\/papers\/ieee_vmic_2004_finalsecure.pdf. Gupta S. Hilbert M. Hong S. and Patti R. 2004. Techniques for producing 3D ICs with high-density interconnect. www.tezzaron.com\/about\/papers\/ieee_vmic_2004_finalsecure.pdf."},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996800"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1176760.1176774"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.32"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.35"},{"key":"e_1_2_1_24_1","unstructured":"Koyanagi M. 2005. Different approaches to 3D chips. http:\/\/asia.stanford.edu\/events\/Spring05\/slides\/051205-Koyanagi.pdf. Koyanagi M. 2005. Different approaches to 3D chips. http:\/\/asia.stanford.edu\/events\/Spring05\/slides\/051205-Koyanagi.pdf."},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.446.0851"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105737"},{"key":"e_1_2_1_27_1","doi-asserted-by":"crossref","unstructured":"Lee K. Nakamura T. Ono T. Yamada Y. Mizukusa T. Hashimoto H. Park K. Kurino H. and Koyanagi M. 2000. Three-Dimensional shared memory fabricated using wafer stacking technology. In IEDM Tech. Digest 165--168. Lee K. Nakamura T. Ono T. Yamada Y. Mizukusa T. Hashimoto H. Park K. Kurino H. and Koyanagi M. 2000. Three-Dimensional shared memory fabricated using wafer stacking technology. In IEDM Tech. Digest 165--168.","DOI":"10.1109\/IEDM.2000.904284"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.37"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147160"},{"key":"e_1_2_1_30_1","unstructured":"LS3 2007. (LS)3-Libre streaming Libre software Libre standards an open multimedia streaming project. http:\/\/streaming.polito.it\/. LS3 2007. (LS) 3 -Libre streaming Libre software Libre standards an open multimedia streaming project. http:\/\/streaming.polito.it\/."},{"key":"e_1_2_1_31_1","unstructured":"Lu J. 2005. Wafer-Level 3D hyper-integration technology platform. www.rpi.edu\/~luj\/RPI_3D_Research_0504.pdf. Lu J. 2005. Wafer-Level 3D hyper-integration technology platform. www.rpi.edu\/~luj\/RPI_3D_Research_0504.pdf."},{"key":"e_1_2_1_32_1","unstructured":"MacGillivray G. 2005. Process vs. density in DRAMs. http:\/\/www.eetasia.com\/ARTICLES\/2005SEP\/B\/2005SEP01_STOR_TA.pdf. MacGillivray G. 2005. Process vs. density in DRAMs. http:\/\/www.eetasia.com\/ARTICLES\/2005SEP\/B\/2005SEP01_STOR_TA.pdf."},{"key":"e_1_2_1_33_1","unstructured":"Maltz D. A. and Bhagwat P. 1998. TCP splicing for application layer proxy performance. Res. Rep. RC 21139 IBM. March. Maltz D. A. and Bhagwat P. 1998. TCP splicing for application layer proxy performance. Res. Rep. RC 21139 IBM. March."},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.491.0145"},{"key":"e_1_2_1_35_1","unstructured":"MicronDRAM 2008. The Micron system-power calculator. http:\/\/www.micron.com\/support\/part_info\/powercalc. MicronDRAM 2008. The Micron system-power calculator. http:\/\/www.micron.com\/support\/part_info\/powercalc."},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.917539"},{"key":"e_1_2_1_37_1","unstructured":"NetRAM. 2005. Evolution of network memory. http:\/\/www.jedex.org\/images\/pdf\/jack_troung_samsung.pdf. NetRAM. 2005. Evolution of network memory. http:\/\/www.jedex.org\/images\/pdf\/jack_troung_samsung.pdf."},{"key":"e_1_2_1_38_1","unstructured":"NSNIC 2001. National semiconductor DP83820 10 \/100 \/1000 Mb\/s PCI ethernet network interface controller. NSNIC 2001. National semiconductor DP83820 10 \/100 \/1000 Mb\/s PCI ethernet network interface controller."},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.0051.859018"},{"key":"e_1_2_1_40_1","unstructured":"OSDL. 2006. OSDL dataBase test suite. http:\/\/www.osdl.net\/lab_activities\/kernel_testing\/osdl_database_test_suite\/. OSDL. 2006. OSDL dataBase test suite. http:\/\/www.osdl.net\/lab_activities\/kernel_testing\/osdl_database_test_suite\/."},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.902261"},{"key":"e_1_2_1_42_1","volume-title":"Proceedings of the Symposium on VLSI Circuits.","author":"Ricci F.","unstructured":"Ricci , F. , Clark , L. T. , Beatty , T. , Yu , W. , Bashmakov , A. , Demmons , S. , Fox , E. , Miller , J. , Biyani , M. , and Haigh , J . 2005. A 1.5GHz 90nm embedded microprocessor core . In Proceedings of the Symposium on VLSI Circuits. Ricci, F., Clark, L. T., Beatty, T., Yu, W., Bashmakov, A., Demmons, S., Fox, E., Miller, J., Biyani, M., and Haigh, J. 2005. A 1.5GHz 90nm embedded microprocessor core. In Proceedings of the Symposium on VLSI Circuits."},{"key":"e_1_2_1_43_1","unstructured":"RLDRAM. 2008. RLDRAMA memory. http:\/\/www.micron.com\/products\/dram\/rldram\/. RLDRAM. 2008. RLDRAMA memory. http:\/\/www.micron.com\/products\/dram\/rldram\/."},{"key":"e_1_2_1_44_1","volume-title":"Proceedings of the International Solid-State Circuits Conference.","author":"Schutz J.","unstructured":"Schutz , J. and Webb , C . 2004. A scalable X86 CPU design for 90 nm process . In Proceedings of the International Solid-State Circuits Conference. Schutz, J. and Webb, C. 2004. A scalable X86 CPU design for 90 nm process. In Proceedings of the International Solid-State Circuits Conference."},{"key":"e_1_2_1_45_1","volume-title":"SPARC SOC. In Asian Solid-State Circuirts Conference.","author":"Shah M.","unstructured":"Shah , M. , Barreh , J. , Brooks , J. , Golla , R. , Grohoski , G. , Gura , N. , Hetherington , R. , Jordan , P. , Luttrell , M. , Olson , C. , Saha , B. , Sheahan , D. , Spracklen , L. , and Wynn , A . 2007. UltraSPARC T2: A highly-threaded, power-efficient , SPARC SOC. In Asian Solid-State Circuirts Conference. Shah, M., Barreh, J., Brooks, J., Golla, R., Grohoski, G., Gura, N., Hetherington, R., Jordan, P., Luttrell, M., Olson, C., Saha, B., Sheahan, D., Spracklen, L., and Wynn, A. 2007. UltraSPARC T2: A highly-threaded, power-efficient, SPARC SOC. In Asian Solid-State Circuirts Conference."},{"key":"e_1_2_1_46_1","unstructured":"SPECWeb. 1999. SPECweb99 benchmark. http:\/\/www.spec.org\/osg\/web99\/. SPECWeb. 1999. SPECweb99 benchmark. http:\/\/www.spec.org\/osg\/web99\/."},{"key":"e_1_2_1_47_1","unstructured":"SPECWeb. 2005. SPECweb2005 benchmark. http:\/\/www.spec.org\/web2005\/. SPECWeb. 2005. SPECweb2005 benchmark. http:\/\/www.spec.org\/web2005\/."},{"key":"e_1_2_1_48_1","volume-title":"Fire T2000. 2008","author":"Sun","year":"2000","unstructured":"Sun Fire T2000. 2008 . Sun Fire T 2000 server power calculator. http:\/\/www.sun.com\/servers\/coolthreads\/t2000\/calc\/index.jsp. Sun Fire T2000. 2008. Sun Fire T2000 server power calculator. http:\/\/www.sun.com\/servers\/coolthreads\/t2000\/calc\/index.jsp."},{"key":"e_1_2_1_49_1","volume-title":"Proceedings of the International Solid-State Circuits Conference.","author":"Wendell D.","unstructured":"Wendell , D. , Lin , J. , Kaushik , P. , Seshadri , S. , Wang , A. , Sundararaman , V. , Wang , P. , McIntyre , H. , Kim , S. , Hsu , W. , Park , H. , Levinsky , G. , Lu , J. , Chirania , M. , Heald , R. , and Lazar , P . 2004. A 4MB on-chip l2 cache for a 90nm 1.6GHz 64b SPARC microprocessor . In Proceedings of the International Solid-State Circuits Conference. Wendell, D., Lin, J., Kaushik, P., Seshadri, S., Wang, A., Sundararaman, V., Wang, P., McIntyre, H., Kim, S., Hsu, W., Park, H., Levinsky, G., Lu, J., Chirania, M., Heald, R., and Lazar, P. 2004. A 4MB on-chip l2 cache for a 90nm 1.6GHz 64b SPARC microprocessor. In Proceedings of the International Solid-State Circuits Conference."},{"key":"e_1_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.810465"}],"container-title":["ACM Journal on Emerging Technologies in Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1412587.1412589","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1412587.1412589","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T22:48:51Z","timestamp":1750286931000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1412587.1412589"}},"subtitle":["Using 3D stacking technology to build energy efficient servers"],"short-title":[],"issued":{"date-parts":[[2008,10]]},"references-count":48,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2008,10]]}},"alternative-id":["10.1145\/1412587.1412589"],"URL":"https:\/\/doi.org\/10.1145\/1412587.1412589","relation":{},"ISSN":["1550-4832","1550-4840"],"issn-type":[{"value":"1550-4832","type":"print"},{"value":"1550-4840","type":"electronic"}],"subject":[],"published":{"date-parts":[[2008,10]]},"assertion":[{"value":"2007-11-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2008-06-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2008-11-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}