{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,29]],"date-time":"2026-03-29T16:28:50Z","timestamp":1774801730294,"version":"3.50.1"},"reference-count":49,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2008,10,1]],"date-time":"2008-10-01T00:00:00Z","timestamp":1222819200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000143","name":"Division of Computing and Communication Foundations","doi-asserted-by":"publisher","award":["CCR-0096383CCF-0430077CCF-0530261NSFC 60606007"],"award-info":[{"award-number":["CCR-0096383CCF-0430077CCF-0530261NSFC 60606007"]}],"id":[{"id":"10.13039\/100000143","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004147","name":"Tsinghua University","doi-asserted-by":"publisher","award":["JC20070021"],"award-info":[{"award-number":["JC20070021"]}],"id":[{"id":"10.13039\/501100004147","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCR-0096383CCF-0430077CCF-0530261NSFC 60606007"],"award-info":[{"award-number":["CCR-0096383CCF-0430077CCF-0530261NSFC 60606007"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["J. Emerg. Technol. Comput. Syst."],"published-print":{"date-parts":[[2008,10]]},"abstract":"<jats:p>In this article we propose techniques that enable efficient exploration of the 3D design space, where each logical block can span more than one silicon layer. Fine-grain 3D integration provides reduced intrablock wire delay as well as improved power consumption. However, the corresponding power and performance advantage is usually underutilized, since various implementations of multilayer blocks require novel physical design and microarchitecture infrastructure to explore 3D microarchitecture design space. We develop a cubic packing engine which can simultaneously optimize physical and architectural design for efficient vertical integration. This technique selects the individual unit designs from a set of single-layer or multilayer implementations to get the best microarchitectural design in terms of performance, temperature, or both. Our experimental results using a design driver of a high-performance superscalar processor show a 36% performance improvement over traditional 2D for 2--4 layers and 14% over 3D with single-layer unit implementations. Since thermal characteristics of 3D integrated circuits are among the main challenges, thermal-aware floorplanning and thermal via insertion techniques are employed to keep the peak temperatures below threshold.<\/jats:p>","DOI":"10.1145\/1412587.1412590","type":"journal-article","created":{"date-parts":[[2008,11,6]],"date-time":"2008-11-06T13:49:43Z","timestamp":1225979383000},"page":"1-30","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Investigating the effects of fine-grain three-dimensional integration on microarchitecture design"],"prefix":"10.1145","volume":"4","author":[{"given":"Yuchun","family":"Ma","sequence":"first","affiliation":[{"name":"Tsinghua University, Beijing, P. R. China"}]},{"given":"Yongxiang","family":"Liu","sequence":"additional","affiliation":[{"name":"University of California, Los Angeles, Los Angeles, CA"}]},{"given":"Eren","family":"Kursun","sequence":"additional","affiliation":[{"name":"University of California, Los Angeles, Los Angeles, CA"}]},{"given":"Glenn","family":"Reinman","sequence":"additional","affiliation":[{"name":"University of California, Los Angeles, Los Angeles, CA"}]},{"given":"Jason","family":"Cong","sequence":"additional","affiliation":[{"name":"University of California, Los Angeles, Los Angeles, CA; California Nanosystems Institute"}]}],"member":"320","published-online":{"date-parts":[[2008,11,7]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.929647"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.18"},{"key":"e_1_2_1_3_1","volume-title":"Proceedings of the International Conference on Computer Design, 316--318","author":"Black B.","unstructured":"Black , B. , Nelson , D. W. , Webb , C. , and Samra , N . 2004. 3D processing technology and its impact on IA32 microprocessors . In Proceedings of the International Conference on Computer Design, 316--318 . Black, B., Nelson, D. W., Webb, C., and Samra, N. 2004. 3D processing technology and its impact on IA32 microprocessors. In Proceedings of the International Conference on Computer Design, 316--318."},{"key":"e_1_2_1_4_1","volume-title":"Proceedings of the IEEE International Symposium on High-Performance Computer Architecture, 299--310","author":"Borch E.","unstructured":"Borch , E. , Tune , E. , Manne , S. , and Emer , J . 2002. Loose loops sink chips . In Proceedings of the IEEE International Symposium on High-Performance Computer Architecture, 299--310 . Borch, E., Tune, E., Manne, S., and Emer, J. 2002. Loose loops sink chips. In Proceedings of the IEEE International Symposium on High-Performance Computer Architecture, 299--310."},{"key":"e_1_2_1_5_1","volume-title":"Tech. Rep. CS-TR-97-1342","author":"Burger D. C.","year":"1997","unstructured":"Burger , D. C. and Austin , T. M . 1997 . The SimpleScalar tool set. Tech. Rep. CS-TR-97-1342 , University of Wisconsin , Madison, Wisconsin . June. Burger, D. C. and Austin, T. M. 1997. The SimpleScalar tool set. Tech. Rep. CS-TR-97-1342, University of Wisconsin, Madison, Wisconsin. June."},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.882043"},{"key":"e_1_2_1_7_1","volume-title":"Proceedings of the IEEE International Solid State Circuits Conference","author":"Burns J.","unstructured":"Burns , J. , McLlrath , L. , Keast , C. , Lewis , C. , Loomis , A. , Warner , K. , and Wyatt , P . 2001. Three dimensional integration for low power, high-bandwidth systems on a chip . In Proceedings of the IEEE International Solid State Circuits Conference , San Francisco, CA, 268--269 Burns, J., McLlrath, L., Keast, C., Lewis, C., Loomis, A., Warner, K., and Wyatt, P. 2001. Three dimensional integration for low power, high-bandwidth systems on a chip. In Proceedings of the IEEE International Solid State Circuits Conference, San Francisco, CA, 268--269"},{"key":"e_1_2_1_8_1","volume-title":"Proceedings of the Custom Integrated Circuit Conference, 201--204","author":"Cao Y.","unstructured":"Cao , Y. , Sato , T. , Sylvester , D. , Orshansky , M. , and Hu , C . 2000. New paradigm of predictive MOSFET and interconnect modeling for early circuit design . In Proceedings of the Custom Integrated Circuit Conference, 201--204 . Cao, Y., Sato, T., Sylvester, D., Orshansky, M., and Hu, C. 2000. New paradigm of predictive MOSFET and interconnect modeling for early circuit design. In Proceedings of the Custom Integrated Circuit Conference, 201--204."},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/309847.309988"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120787"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118395"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382591"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/981066.981091"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1119772.1119783"},{"key":"e_1_2_1_15_1","volume-title":"Proceedings of the 2nd International Symposium on High Performance Computer Architecture, 40--51","author":"Farkas K.","unstructured":"Farkas , K. , Jouppi , N. , and Chow , P . 1996. Register file design considerations in dynamically scheduled processors . In Proceedings of the 2nd International Symposium on High Performance Computer Architecture, 40--51 . Farkas, K., Jouppi, N., and Chow, P. 1996. Register file design considerations in dynamically scheduled processors. In Proceedings of the 2nd International Symposium on High Performance Computer Architecture, 40--51."},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379266"},{"key":"e_1_2_1_17_1","volume-title":"Proceedings of International Conference on Computer Aided Design, 8--12","author":"Hong X. L.","year":"2000","unstructured":"Hong , X. L. , Huang , G. , Cai , Y. C. , Dong , S. Q. , Cheng , C. K. , and Gu ., J. 2000 . Corner block list: An effective and efficient topological representation of non-slicing floorplan . In Proceedings of International Conference on Computer Aided Design, 8--12 . Hong, X. L., Huang, G., Cai, Y. C., Dong, S. Q., Cheng, C. K., and Gu., J. 2000. Corner block list: An effective and efficient topological representation of non-slicing floorplan. In Proceedings of International Conference on Computer Aided Design, 8--12."},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.77"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120879"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/96.544361"},{"key":"e_1_2_1_21_1","volume-title":"Proceddings of the IEEE International Symposium on Circuits and Systems, 4--8.","author":"Kohira Y.","unstructured":"Kohira , Y. , Kodama , C. , Fujiyoshi , K. , and Takahashi , A . 2006. Evaluation of 3D-packing represnetations for scheduling of dynamically reconfigurable systems . In Proceddings of the IEEE International Symposium on Circuits and Systems, 4--8. Kohira, Y., Kodama, C., Fujiyoshi, K., and Takahashi, A. 2006. Evaluation of 3D-packing represnetations for scheduling of dynamically reconfigurable systems. In Proceddings of the IEEE International Symposium on Circuits and Systems, 4--8."},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.18"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1123008.1123048"},{"key":"e_1_2_1_24_1","volume-title":"Proceedings of the International Conference on Computer Design, 259--266","author":"Liu Y.","unstructured":"Liu , Y. , Ma , Y. , Kursun , E. , Cong , J. , and Reinman , G . 2007. Fine grain 3D integration for microarchitecture design through cube packing exploration . In Proceedings of the International Conference on Computer Design, 259--266 . Liu, Y., Ma, Y., Kursun, E., Cong, J., and Reinman, G. 2007. Fine grain 3D integration for microarchitecture design through cube packing exploration. In Proceedings of the International Conference on Computer Design, 259--266."},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.15"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1366230.1366261"},{"key":"e_1_2_1_27_1","unstructured":"McFarland G. and Flynn M. 1995. Limits of Scaling MOSFETS. Rep. CSL TR-95-62 Stanford University. November.   McFarland G. and Flynn M. 1995. Limits of Scaling MOSFETS. Rep. CSL TR-95-62 Stanford University. November."},{"key":"e_1_2_1_28_1","volume-title":"Proceedings of the IEEE the International Midwest Symposium on Circuits and Systems, 1079--1082","author":"Ma Y.","unstructured":"Ma , Y. , Hong , X. , Cheng , C. K. , and Dong , S . 2005. 3D CBL: An efficient algorithm for general 3-dimensional packing problems . In Proceedings of the IEEE the International Midwest Symposium on Circuits and Systems, 1079--1082 . Ma, Y., Hong, X., Cheng, C. K., and Dong, S. 2005. 3D CBL: An efficient algorithm for general 3-dimensional packing problems. In Proceedings of the IEEE the International Midwest Symposium on Circuits and Systems, 1079--1082."},{"key":"e_1_2_1_29_1","unstructured":"MIT Lincoln Laboratory. 2006. Mitll low-power FDSOI CMOS Process: Design guide. March.  MIT Lincoln Laboratory. 2006. Mitll low-power FDSOI CMOS Process: Design guide. March."},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264201"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1127908.1127915"},{"key":"e_1_2_1_32_1","volume-title":"Proceedings of the International Symposium on Circuits and Systems, 4951--4954","author":"Puttaswamy K.","unstructured":"Puttaswamy , K. and Loh , G. H . 2006b. The impact of 3-dimensional integration on the design of arithmetic units . In Proceedings of the International Symposium on Circuits and Systems, 4951--4954 . Puttaswamy, K. and Loh, G. H. 2006b. The impact of 3-dimensional integration on the design of arithmetic units. In Proceedings of the International Symposium on Circuits and Systems, 4951--4954."},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1127908.1127946"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278636"},{"key":"e_1_2_1_35_1","volume-title":"Tech. Rep. 2000\/7. Palo Alto","author":"Reinman G.","year":"2000","unstructured":"Reinman , G. and Jouppi , N . 2000 . Cacti 2.0: An integrated cache timing and power model. Tech. Rep. 2000\/7. Palo Alto , Compaq, California . http:\/\/www.hpl.hp.com\/techreports\/Compaq-DEC\/WRL-2000-7.pdf. Reinman, G. and Jouppi, N. 2000. Cacti 2.0: An integrated cache timing and power model. Tech. Rep. 2000\/7. Palo Alto, Compaq, California. http:\/\/www.hpl.hp.com\/techreports\/Compaq-DEC\/WRL-2000-7.pdf."},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.915377"},{"key":"e_1_2_1_37_1","volume-title":"Tech. Rep. Compaq","author":"Shivakumar P.","year":"2001","unstructured":"Shivakumar , P. and Jouppi , N . 2001 . Cacti 3.0: An integrated cache timing, power, and area model. Tech. Rep. Compaq , Palo Alto , California . www.hpl.hp.com\/personal\/Norman-Jouppi\/eacti3.pdf. Shivakumar, P. and Jouppi, N. 2001. Cacti 3.0: An integrated cache timing, power, and area model. Tech. Rep. Compaq, Palo Alto, California. www.hpl.hp.com\/personal\/Norman-Jouppi\/eacti3.pdf."},{"key":"e_1_2_1_38_1","volume-title":"Proceedings of the 29th Annual International Symposium on Computer Architecture, 25--34","author":"Sprangle E.","unstructured":"Sprangle , E. and Carmean , D . 2002. Increasing processor performance by implementing deeper pipelines . In Proceedings of the 29th Annual International Symposium on Computer Architecture, 25--34 . Sprangle, E. and Carmean, D. 2002. Increasing processor performance by implementing deeper pipelines. In Proceedings of the 29th Annual International Symposium on Computer Architecture, 25--34."},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.5555\/1167704.1167715"},{"key":"e_1_2_1_40_1","volume-title":"Proceedings of the IEEE Interconnection Electron Devices Meeting, 352--355","author":"Topol A. W.","unstructured":"Topol , A. W. , La Tulipe , D. C. , Shi , L. , Alam , S. M. , Young , A. M. , Frank , D. J. , Steen , S. E. , Vichiconti , J. , Posillico , D. , Canaperi , D. M. , Medd , S. , Conti , R. A. , Goma , S. , Dimilia , D. , Wang , C. , Deligianni , L. , Cobb , M. A. , Jenkins , K. , Kumar , A. , Kwietniak , K. T. , Robson , M. , Gibson , G. W. , D'Emic , C. , Nowak , E. , Joshi , R. , Guarini , K. W. , and Ieong , M . 2005. Enabling SOI-based assembly technology for three dimensional integrated circuits . In Proceedings of the IEEE Interconnection Electron Devices Meeting, 352--355 . Topol, A. W., La Tulipe, D. C., Shi, L., Alam, S. M., Young, A. M., Frank, D. J., Steen, S. E., Vichiconti, J., Posillico, D., Canaperi, D. M., Medd, S., Conti, R. A., Goma, S., Dimilia, D., Wang, C., Deligianni, L., Cobb, M. A., Jenkins, K., Kumar, A., Kwietniak, K. T., Robson, M., Gibson, G. W., D'Emic, C., Nowak, E., Joshi, R., Guarini, K. W., and Ieong, M. 2005. Enabling SOI-based assembly technology for three dimensional integrated circuits. In Proceedings of the IEEE Interconnection Electron Devices Meeting, 352--355."},{"key":"e_1_2_1_41_1","volume-title":"Proceedings of the 28th Hawaii International Conference on System Sciences, 191--201","author":"Tremblay M.","unstructured":"Tremblay , M. , Joy , B. , and Shin , K . 1995. A three dimensional register file for superscalar processors . In Proceedings of the 28th Hawaii International Conference on System Sciences, 191--201 . Tremblay, M., Joy, B., and Shin, K. 1995. A three dimensional register file for superscalar processors. In Proceedings of the 28th Hawaii International Conference on System Sciences, 191--201."},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.108"},{"key":"e_1_2_1_43_1","volume-title":"Proceedings of the Electronics Packaging Technology, 1--7.","author":"Tsui Y. K.","unstructured":"Tsui , Y. K. , Lee , S. W. R. , Wu , J. S. , Kim , J. K. , and Yuen , M. M. F. 2003. Three-Dimensional packaging for multi-chip module with through-the-silicon via hole . In Proceedings of the Electronics Packaging Technology, 1--7. Tsui, Y. K., Lee, S. W. R., Wu, J. S., Kim, J. K., and Yuen, M. M. F. 2003. Three-Dimensional packaging for multi-chip module with through-the-silicon via hole. In Proceedings of the Electronics Packaging Technology, 1--7."},{"key":"e_1_2_1_44_1","volume-title":"Proceedings of the Conference on Thermal and Thermomechanical Phenomena in Electronic Circuits, 706--713","author":"Wilkerson P.","unstructured":"Wilkerson , P. , Raman , A. , and Turowski , M . 2004. Fast, automated thermal simulation for three-dimensional integrated circuits . In Proceedings of the Conference on Thermal and Thermomechanical Phenomena in Electronic Circuits, 706--713 . Wilkerson, P., Raman, A., and Turowski, M. 2004. Fast, automated thermal simulation for three-dimensional integrated circuits. In Proceedings of the Conference on Thermal and Thermomechanical Phenomena in Electronic Circuits, 706--713."},{"key":"e_1_2_1_45_1","volume-title":"Proceedings of the IEEE Micro Conference, 31--48","author":"Xie Y.","unstructured":"Xie , Y. , Loh , G. H. , and Black , B . 2007. Processor design in 3D die-stacking technologies . In Proceedings of the IEEE Micro Conference, 31--48 . Xie, Y., Loh, G. H., and Black, B. 2007. Processor design in 3D die-stacking technologies. In Proceedings of the IEEE Micro Conference, 31--48."},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/1148015.1148016"},{"key":"e_1_2_1_47_1","volume-title":"Proceedings of the IEEE International Conference on Silicon on Insulator, 117--118","author":"Xue L.","unstructured":"Xue , L. , Liu , C. , and Tiwari , S . 2001. Multi-Layers with buried structures (MLBS): An approach to three-dimensional integration . In Proceedings of the IEEE International Conference on Silicon on Insulator, 117--118 . Xue, L., Liu, C., and Tiwari, S. 2001. Multi-Layers with buried structures (MLBS): An approach to three-dimensional integration. In Proceedings of the IEEE International Conference on Silicon on Insulator, 117--118."},{"key":"e_1_2_1_48_1","first-page":"639","article-title":"The 3D-packing by meta data structure and packing heuristics. IEICE","volume":"4","author":"Yamazaki H.","year":"2000","unstructured":"Yamazaki , H. , Sakanushi , K. , Nakatake , S. , and Kajitani , Y. 2000 . The 3D-packing by meta data structure and packing heuristics. IEICE Trans. Fundam. E83-A , 4 , 639 -- 645 . Yamazaki, H., Sakanushi, K., Nakatake, S., and Kajitani, Y. 2000. The 3D-packing by meta data structure and packing heuristics. IEICE Trans. Fundam. E83-A, 4, 639--645.","journal-title":"Trans. Fundam. E83-A"},{"key":"e_1_2_1_49_1","volume-title":"Proceedings of the Asia Pasific Design Automation Conference, 723--728","author":"Yuh P. H.","unstructured":"Yuh , P. H. , Yang , C.-L. , Chang , Y.-W. and Chen , H . -L. 2008. Temporal floorplanning using 3D-subTCG . In Proceedings of the Asia Pasific Design Automation Conference, 723--728 . Yuh, P. H., Yang, C.-L., Chang, Y.-W. and Chen, H.-L. 2008. Temporal floorplanning using 3D-subTCG. In Proceedings of the Asia Pasific Design Automation Conference, 723--728."}],"container-title":["ACM Journal on Emerging Technologies in Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1412587.1412590","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1412587.1412590","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T22:48:51Z","timestamp":1750286931000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1412587.1412590"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,10]]},"references-count":49,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2008,10]]}},"alternative-id":["10.1145\/1412587.1412590"],"URL":"https:\/\/doi.org\/10.1145\/1412587.1412590","relation":{},"ISSN":["1550-4832","1550-4840"],"issn-type":[{"value":"1550-4832","type":"print"},{"value":"1550-4840","type":"electronic"}],"subject":[],"published":{"date-parts":[[2008,10]]},"assertion":[{"value":"2007-12-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2008-05-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2008-11-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}