{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T11:47:59Z","timestamp":1763466479201,"version":"3.41.0"},"reference-count":49,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2008,10,1]],"date-time":"2008-10-01T00:00:00Z","timestamp":1222819200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["J. Emerg. Technol. Comput. Syst."],"published-print":{"date-parts":[[2008,10]]},"abstract":"<jats:p>Three-Dimensional (3D) Integrated Circuits (ICs) that integrate die with Through-Silicon Vias (TSVs) promise to continue system and functionality scaling beyond the traditional geometric 2D device scaling. 3D integration also improves the performance of ICs by reducing the communication time between different chip components through the use of short TSV-based vertical wires. This reduction is particularly attractive in processors where it is desirable to reduce the access time between the main logic die and the L2 cache or the main memory die. Process variations in 2D ICs lead to a drop in parametric yield (as measured by speed, leakage and sales profits), which forces manufacturers to speed bin their chips and to sell slow chips at reduced prices. In this paper we develop a model to quantify the impact of process variations on the parametric yield of 3D ICs, and then we propose a number of integration strategies that use a graph-theoretic framework to maximize the performance, parametric yield and profits of 3D ICs. Comparing our proposed strategies to current yield-oblivious methods, it is demonstrated that it is possible to increase the number of 3D ICs in the fastest speed bins by almost 2\u00d7, while simultaneously reducing the number of slow ICs by 29.4%. This leads to an improvement in performance by up to 6.45% and an increase of about 12.48% in total sales revenue using up-to-date market price models.<\/jats:p>","DOI":"10.1145\/1412587.1412592","type":"journal-article","created":{"date-parts":[[2008,11,6]],"date-time":"2008-11-06T13:49:43Z","timestamp":1225979383000},"page":"1-22","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":34,"title":["Parametric yield management for 3D ICs"],"prefix":"10.1145","volume":"4","author":[{"given":"Cesare","family":"Ferri","sequence":"first","affiliation":[{"name":"Brown University, Providence, RI"}]},{"given":"Sherief","family":"Reda","sequence":"additional","affiliation":[{"name":"Brown University, Providence, RI"}]},{"given":"R. Iris","family":"Bahar","sequence":"additional","affiliation":[{"name":"Brown University, Providence, RI"}]}],"member":"320","published-online":{"date-parts":[[2008,11,7]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.748190"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2004.1270547"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.929647"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.125"},{"key":"e_1_2_1_5_1","doi-asserted-by":"crossref","unstructured":"Beyne E. 2004. 3D interconnection and packaging: Impending reality or still a dream&quest; In Proceedings of the IEEE International Solid-State Circuits Conference 138--139. Beyne E. 2004. 3D interconnection and packaging: Impending reality or still a dream&quest; In Proceedings of the IEEE International Solid-State Circuits Conference 138--139.","DOI":"10.1109\/ISSCC.2004.1332632"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147109"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775920"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.982424"},{"volume-title":"Tech. Rep. CS-TR-1997-1342.","year":"1997","author":"Burger D. C.","key":"e_1_2_1_9_1"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.882043"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1287\/ijoc.11.2.138"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1232255"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/988952.989034"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118466"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.915376"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.136"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.45.3030"},{"key":"e_1_2_1_18_1","unstructured":"Garey M. R. and Johnson D. S. 1979. Computers and Intractability: A Guide to the Theory of NP-Completeness 1st (23rd printing) ed. W.H. Freeman and Company. Garey M. R. and Johnson D. S. 1979. Computers and Intractability: A Guide to the Theory of NP-Completeness 1st (23rd printing) ed. W.H. Freeman and Company."},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.122"},{"volume-title":"Proceedings of the Workshop on Architectural Support for Gigascale Integration, 1--9.","author":"Humenay E.","key":"e_1_2_1_20_1"},{"volume-title":"Proceedings of the IEEE International Electron Devices Meeting, 727--730","author":"Im S.","key":"e_1_2_1_21_1"},{"key":"e_1_2_1_22_1","unstructured":"ITRS. 2008. International technology roadmap for semiconductors. http:\/\/public.itrs.net. ITRS. 2008. International technology roadmap for semiconductors. http:\/\/public.itrs.net."},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.151"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859315"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1002\/nav.3800020109"},{"key":"e_1_2_1_26_1","unstructured":"Lattice. 2008. LatticeMico32 asynchronous SRAM controller datasheet. http:\/\/www.latticesemi.com\/documents\/doc21610x19.pdf. Lattice. 2008. LatticeMico32 asynchronous SRAM controller datasheet. http:\/\/www.latticesemi.com\/documents\/doc21610x19.pdf."},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.18"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.134"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147160"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065588"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1165573.1165636"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1137\/0105003"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.998626"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.873612"},{"key":"e_1_2_1_35_1","unstructured":"PTM. 2008. Predictive technology model. http:\/\/www.eas.asu.edu\/~ptm\/introduction.html. PTM. 2008. Predictive technology model. http:\/\/www.eas.asu.edu\/~ptm\/introduction.html."},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996694"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.89"},{"volume-title":"Proceedings of the International Symposium on Quality Electronic Design Automation, 33--37","author":"Reif R.","key":"e_1_2_1_38_1"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.825841"},{"volume-title":"Proceedings of the International Microelectronics And Packaging Society, 1--11","year":"2004","author":"Scheiring C.","key":"e_1_2_1_40_1"},{"volume-title":"Proceedings of the 3-D Architectures for Semiconductor Integration and Packaging.","author":"Smith L.","key":"e_1_2_1_41_1"},{"volume-title":"Proceedings of the IEEE International Symposium on Semiconductor Manufacturing, 535--537","author":"Smith L.","key":"e_1_2_1_42_1"},{"volume-title":"SPEC 2000 benchmarks. http:\/\/www.spec.org\/cpu\/.","year":"2000","author":"SPEC.","key":"e_1_2_1_43_1"},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.5555\/1167704.1167715"},{"key":"e_1_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.108"},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.509850"},{"volume-title":"Proceedings of the International Solid-State Circuits Conference, 488--612","author":"Wuu J.","key":"e_1_2_1_47_1"},{"key":"e_1_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/1148015.1148016"},{"key":"e_1_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.138"}],"container-title":["ACM Journal on Emerging Technologies in Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1412587.1412592","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1412587.1412592","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T22:48:51Z","timestamp":1750286931000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1412587.1412592"}},"subtitle":["Models and strategies for improvement"],"short-title":[],"issued":{"date-parts":[[2008,10]]},"references-count":49,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2008,10]]}},"alternative-id":["10.1145\/1412587.1412592"],"URL":"https:\/\/doi.org\/10.1145\/1412587.1412592","relation":{},"ISSN":["1550-4832","1550-4840"],"issn-type":[{"type":"print","value":"1550-4832"},{"type":"electronic","value":"1550-4840"}],"subject":[],"published":{"date-parts":[[2008,10]]},"assertion":[{"value":"2007-11-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2008-06-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2008-11-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}