{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,13]],"date-time":"2025-11-13T18:10:45Z","timestamp":1763057445064,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":27,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,10,19]],"date-time":"2008-10-19T00:00:00Z","timestamp":1224374400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,10,19]]},"DOI":"10.1145\/1450095.1450105","type":"proceedings-article","created":{"date-parts":[[2008,10,22]],"date-time":"2008-10-22T12:25:44Z","timestamp":1224678344000},"page":"41-50","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":50,"title":["Optimus"],"prefix":"10.1145","author":[{"given":"Amir","family":"Hormati","sequence":"first","affiliation":[{"name":"University of Michigan, Ann Arbor, MI, USA"}]},{"given":"Manjunath","family":"Kudlur","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI, USA"}]},{"given":"Scott","family":"Mahlke","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI, USA"}]},{"given":"David","family":"Bacon","sequence":"additional","affiliation":[{"name":"IBM T.J. Watson Research Center, Hawthorne, NY, USA"}]},{"given":"Rodric","family":"Rabbah","sequence":"additional","affiliation":[{"name":"IBM T.J. Watson Research Center, Hawthorne, NY, USA"}]}],"member":"320","published-online":{"date-parts":[[2008,10,19]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"AMD torrenza architecture 2008. http:\/\/enterprise.amd.com\/us-en\/AMDBusiness\/Technology-Home\/Torrenza.aspx.  AMD torrenza architecture 2008. http:\/\/enterprise.amd.com\/us-en\/AMDBusiness\/Technology-Home\/Torrenza.aspx."},{"key":"e_1_3_2_1_2_1","unstructured":"Intel quickassist technology 2008. http:\/\/www.intel.com\/technology\/platforms\/quickassist\/index.htm.  Intel quickassist technology 2008. http:\/\/www.intel.com\/technology\/platforms\/quickassist\/index.htm."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/645611.662348"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1015706.1015800"},{"volume-title":"Handel-C language overview","year":"1996","key":"e_1_3_2_1_5_1","unstructured":"Celoxica. Handel-C language overview , 1996 . http:\/\/www.celoxica.com. Celoxica. Handel-C language overview, 1996. http:\/\/www.celoxica.com."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065038"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/954186.954187"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/795659.795916"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168877"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.234"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/832285.835535"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/549928.795741"},{"key":"e_1_3_2_1_13_1","unstructured":"Impulse-CoDeveloper. http:\/\/www.impulsec.com\/.  Impulse-CoDeveloper. http:\/\/www.impulsec.com\/."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1375581.1375596"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1987.13876"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1201775.882362"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/647927.739552"},{"key":"e_1_3_2_1_18_1","unstructured":"Mentor. Catapult C. http:\/\/www.mentor.com\/products\/esl\/high_level_synthesis\/catapult_synthesis\/.  Mentor. Catapult C. http:\/\/www.mentor.com\/products\/esl\/high_level_synthesis\/catapult_synthesis\/."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1220583"},{"key":"e_1_3_2_1_20_1","volume-title":"NVIDIA CUDA software and GPU parallel computing architecture","author":"Nickolls J.","year":"2007","unstructured":"J. Nickolls and I. Buck . NVIDIA CUDA software and GPU parallel computing architecture . May 2007 . J. Nickolls and I. Buck. NVIDIA CUDA software and GPU parallel computing architecture. May 2007."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344689"},{"volume-title":"SystemC language overview","year":"2000","key":"e_1_3_2_1_22_1","unstructured":"SystemC-Consortuim. SystemC language overview , 2000 . http:\/\/www.systemc.org. SystemC-Consortuim. SystemC language overview, 2000. http:\/\/www.systemc.org."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.5555\/998680.1006733"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.5555\/647478.727935"},{"volume-title":"An infrastructure for research in ILP","year":"2000","key":"e_1_3_2_1_25_1","unstructured":"Trimaran. An infrastructure for research in ILP , 2000 . http:\/\/www.trimaran.org\/. Trimaran. An infrastructure for research in ILP, 2000. http:\/\/www.trimaran.org\/."},{"volume-title":"Virtex-4 data sheets","year":"2004","key":"e_1_3_2_1_26_1","unstructured":"Xilinx. Virtex-4 data sheets , 2004 . http:\/\/www.xilinx.com\/support\/documentation\/virtex-4.htm. Xilinx. Virtex-4 data sheets, 2004. http:\/\/www.xilinx.com\/support\/documentation\/virtex-4.htm."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1007\/11512622_27"}],"event":{"name":"ESWEEK 08: Fourth Embedded Systems Week","sponsor":["ACM Association for Computing Machinery","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Atlanta GA USA","acronym":"ESWEEK 08"},"container-title":["Proceedings of the 2008 international conference on Compilers, architectures and synthesis for embedded systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1450095.1450105","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1450095.1450105","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:30:07Z","timestamp":1750253407000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1450095.1450105"}},"subtitle":["efficient realization of streaming applications on FPGAs"],"short-title":[],"issued":{"date-parts":[[2008,10,19]]},"references-count":27,"alternative-id":["10.1145\/1450095.1450105","10.1145\/1450095"],"URL":"https:\/\/doi.org\/10.1145\/1450095.1450105","relation":{},"subject":[],"published":{"date-parts":[[2008,10,19]]},"assertion":[{"value":"2008-10-19","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}