{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:11:23Z","timestamp":1763467883521,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,10,19]],"date-time":"2008-10-19T00:00:00Z","timestamp":1224374400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,10,19]]},"DOI":"10.1145\/1450095.1450108","type":"proceedings-article","created":{"date-parts":[[2008,10,22]],"date-time":"2008-10-22T12:25:44Z","timestamp":1224678344000},"page":"71-78","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":17,"title":["Dynamic coprocessor management for FPGA-enhanced compute platforms"],"prefix":"10.1145","author":[{"given":"Chen","family":"Huang","sequence":"first","affiliation":[{"name":"University of California, Riverside, Riverside, CA, USA"}]},{"given":"Frank","family":"Vahid","sequence":"additional","affiliation":[{"name":"University of California, Riverside, Riverside, CA, USA"}]}],"member":"320","published-online":{"date-parts":[[2008,10,19]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Altera Excalibur FPGAs http:\/\/www.altera.com.  Altera Excalibur FPGAs http:\/\/www.altera.com."},{"volume-title":"The RAW Benchmark Suite: Computation Structures for General Purpose Computing. IEEE Symposium on Field-Programmable Custom Computing","year":"1997","author":"Babb J.","key":"e_1_3_2_1_2_1"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.655185"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/258533.258667"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/789098.790827"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1007621832648"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/146585.146588"},{"key":"e_1_3_2_1_8_1","unstructured":"Celoxica http:\/\/www.celoxica.com.  Celoxica http:\/\/www.celoxica.com."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.1043324"},{"key":"e_1_3_2_1_10_1","unstructured":"DRC Coprocessors for AMD Opteron Platforms www.drccomputer.com 2008.  DRC Coprocessors for AMD Opteron Platforms www.drccomputer.com 2008."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/360276.360326"},{"volume-title":"Average-Case Competitive Analyses for Ski-Rental Problems. ISAAC","year":"2002","author":"Fujiwara H.","key":"e_1_3_2_1_12_1"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.821545"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275121"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/549928.795741"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/513918.514007"},{"key":"e_1_3_2_1_17_1","unstructured":"Intel QuickAssist Technology http:\/\/www.intel.com\/technology\/platforms\/quickassist\/ 2008.  Intel QuickAssist Technology http:\/\/www.intel.com\/technology\/platforms\/quickassist\/ 2008."},{"key":"e_1_3_2_1_18_1","unstructured":"D. Isaacs E. Trexel and B. Karsten. Accelerate System Performance with hybrid multiprocessing and FPGAs. Embedded Systems Design 8\/15\/2007.  D. Isaacs E. Trexel and B. Karsten. Accelerate System Performance with hybrid multiprocessing and FPGAs. Embedded Systems Design 8\/15\/2007."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/334012.334020"},{"key":"e_1_3_2_1_20_1","unstructured":"Mitrionics http:\/\/www.mitrionics.com.  Mitrionics http:\/\/www.mitrionics.com."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/774789.774831"},{"key":"e_1_3_2_1_22_1","unstructured":"SGI Altix http:\/\/www.sgi.com\/products\/servers\/altix\/.  SGI Altix http:\/\/www.sgi.com\/products\/servers\/altix\/."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1047742"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2008.240"},{"key":"e_1_3_2_1_25_1","unstructured":"Xilinx Virtex-4 FPGAs http:\/\/www.xilinx.com.  Xilinx Virtex-4 FPGAs http:\/\/www.xilinx.com."}],"event":{"name":"ESWEEK 08: Fourth Embedded Systems Week","sponsor":["ACM Association for Computing Machinery","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Atlanta GA USA","acronym":"ESWEEK 08"},"container-title":["Proceedings of the 2008 international conference on Compilers, architectures and synthesis for embedded systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1450095.1450108","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1450095.1450108","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:30:07Z","timestamp":1750253407000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1450095.1450108"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,10,19]]},"references-count":25,"alternative-id":["10.1145\/1450095.1450108","10.1145\/1450095"],"URL":"https:\/\/doi.org\/10.1145\/1450095.1450108","relation":{},"subject":[],"published":{"date-parts":[[2008,10,19]]},"assertion":[{"value":"2008-10-19","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}