{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T23:14:08Z","timestamp":1763507648450,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":31,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,10,19]],"date-time":"2008-10-19T00:00:00Z","timestamp":1224374400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,10,19]]},"DOI":"10.1145\/1450095.1450117","type":"proceedings-article","created":{"date-parts":[[2008,10,22]],"date-time":"2008-10-22T12:25:44Z","timestamp":1224678344000},"page":"137-146","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":96,"title":["Predictable programming on a precision timed architecture"],"prefix":"10.1145","author":[{"given":"Ben","family":"Lickly","sequence":"first","affiliation":[{"name":"University of California, Berkeley, Berkeley, CA, USA"}]},{"given":"Isaac","family":"Liu","sequence":"additional","affiliation":[{"name":"University of California, Berkeley, Berkeley, CA, USA"}]},{"given":"Sungjun","family":"Kim","sequence":"additional","affiliation":[{"name":"Columbia University, New York, NY, USA"}]},{"given":"Hiren D.","family":"Patel","sequence":"additional","affiliation":[{"name":"University of California, Berkeley, Berkeley, CA, USA"}]},{"given":"Stephen A.","family":"Edwards","sequence":"additional","affiliation":[{"name":"Columbia University, New York, NY, USA"}]},{"given":"Edward A.","family":"Lee","sequence":"additional","affiliation":[{"name":"University of California, Berkeley, Berkeley, CA, USA"}]}],"member":"320","published-online":{"date-parts":[[2008,10,19]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Malardalen WCET project \/ Benchmarks. Website: http:\/\/www.mrtc.mdh.se\/projects\/wcet\/benchmarks.html.  Malardalen WCET project \/ Benchmarks. Website: http:\/\/www.mrtc.mdh.se\/projects\/wcet\/benchmarks.html."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859659"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/581888.581891"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.844336"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1016\/0167-6423(92)90005-V"},{"issue":"013110","key":"e_1_3_2_1_6_1","first-page":"1","article-title":"Chaos in computer performance. Chaos","volume":"16","author":"Berry H.","year":"2006","unstructured":"H. Berry , D. G. P\u00e9rez , and O. Temam . Chaos in computer performance. Chaos : An Interdisciplinary Journal of Nonlinear Science , 16 ( 013110 ): 1 -- 15 , Jan. 2006 . H. Berry, D. G. P\u00e9rez, and O. Temam. Chaos in computer performance. Chaos: An Interdisciplinary Journal of Nonlinear Science, 16(013110):1--15, Jan. 2006.","journal-title":"An Interdisciplinary Journal of Nonlinear Science"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.103"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/EMRTS.2003.1212740"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278545"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/646787.703893"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2006.10"},{"key":"e_1_3_2_1_12_1","unstructured":"Gaisler Research. LEON3 Implementation of the Sparc V8. Website: http:\/\/www.gaisler.com.  Gaisler Research. LEON3 Implementation of the Sparc V8. Website: http:\/\/www.gaisler.com."},{"key":"e_1_3_2_1_13_1","volume-title":"Computer Architecture: A Quantitative Approach","author":"Henessey J. L.","year":"2003","unstructured":"J. L. Henessey and D. J. Patterson . Computer Architecture: A Quantitative Approach . Morgan Kaufmann Publishers , third edition, 2003 . J. L. Henessey and D. J. Patterson. Computer Architecture: A Quantitative Approach. Morgan Kaufmann Publishers, third edition, 2003."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/646787.703890"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1007\/11802167_46"},{"key":"e_1_3_2_1_16_1","first-page":"61","volume-title":"IEEE Control Systems Magazine","author":"Johannessen S.","year":"2004","unstructured":"S. Johannessen . Time synchronization in a local area network . IEEE Control Systems Magazine , pages 61 -- 69 , 2004 . S. Johannessen. Time synchronization in a local area network. IEEE Control Systems Magazine, pages 61--69, 2004."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.248873"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380649"},{"key":"e_1_3_2_1_19_1","volume-title":"Inc.","author":"LaMothe A.","year":"2006","unstructured":"A. LaMothe . Game Programming for the Propeller Powered HYDRA. Parallax , Inc. , Rocklin, California , 2006 . A. LaMothe. Game Programming for the Propeller Powered HYDRA. Parallax, Inc., Rocklin, California, 2006."},{"key":"e_1_3_2_1_20_1","article-title":"Pipeline interleaved programmable DSP's: Architecture","author":"Lee E. A.","year":"1987","unstructured":"E. A. Lee and D. G. Messerschmitt . Pipeline interleaved programmable DSP's: Architecture . IEEE Transactions on Acoustics, Speech, and Signal Processing, ASSP-35(9):1320--1333 , Sept. 1987 . E. A. Lee and D. G. Messerschmitt. Pipeline interleaved programmable DSP's: Architecture. IEEE Transactions on Acoustics, Speech, and Signal Processing, ASSP-35(9):1320--1333, Sept. 1987.","journal-title":"IEEE Transactions on Acoustics, Speech, and Signal Processing, ASSP-35(9):1320--1333"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1086297.1086327"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168894"},{"key":"e_1_3_2_1_23_1","unstructured":"Open SystemC Initiative (OSCI). SystemC Simulation Library. Website: http:\/\/www.systemc.org.  Open SystemC Initiative (OSCI). SystemC Simulation Library. Website: http:\/\/www.systemc.org."},{"key":"e_1_3_2_1_24_1","unstructured":"Parallax Inc. Propeller Manual. Website: http:\/\/www.parallax.com\/Portals\/0\/Downloads\/docs\/prod\/prop\/WebPM-v1.01.pdf.  Parallax Inc. Propeller Manual. Website: http:\/\/www.parallax.com\/Portals\/0\/Downloads\/docs\/prod\/prop\/WebPM-v1.01.pdf."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/641914.641917"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120771"},{"key":"e_1_3_2_1_27_1","volume-title":"JOP: A Java Optimized Processor. Workshop on Java Technologies for Real-time and Embedded Systems (JTRES 2003","author":"Schoeberl M.","year":"2003","unstructured":"M. Schoeberl . JOP: A Java Optimized Processor. Workshop on Java Technologies for Real-time and Embedded Systems (JTRES 2003 ), Catania, Sicily, Italy , November , 2003 . M. Schoeberl. JOP: A Java Optimized Processor. Workshop on Java Technologies for Real-time and Embedded Systems (JTRES 2003), Catania, Sicily, Italy, November, 2003."},{"key":"e_1_3_2_1_28_1","unstructured":"SPARC International Inc. SPARC Standards. Website: http:\/\/www.sparc.org.  SPARC International Inc. SPARC Standards. Website: http:\/\/www.sparc.org."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.997877"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1023\/B:TIME.0000045316.66276.6e"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.169"}],"event":{"name":"ESWEEK 08: Fourth Embedded Systems Week","sponsor":["ACM Association for Computing Machinery","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Atlanta GA USA","acronym":"ESWEEK 08"},"container-title":["Proceedings of the 2008 international conference on Compilers, architectures and synthesis for embedded systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1450095.1450117","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1450095.1450117","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:30:07Z","timestamp":1750253407000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1450095.1450117"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,10,19]]},"references-count":31,"alternative-id":["10.1145\/1450095.1450117","10.1145\/1450095"],"URL":"https:\/\/doi.org\/10.1145\/1450095.1450117","relation":{},"subject":[],"published":{"date-parts":[[2008,10,19]]},"assertion":[{"value":"2008-10-19","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}