{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:33:38Z","timestamp":1761647618543,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":26,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,10,19]],"date-time":"2008-10-19T00:00:00Z","timestamp":1224374400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,10,19]]},"DOI":"10.1145\/1450095.1450129","type":"proceedings-article","created":{"date-parts":[[2008,10,22]],"date-time":"2008-10-22T12:25:44Z","timestamp":1224678344000},"page":"227-234","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":30,"title":["Active control and digital rights management of integrated circuit IP cores"],"prefix":"10.1145","author":[{"given":"Yousra","family":"Alkabani","sequence":"first","affiliation":[{"name":"Rice University, Houston, TX, USA"}]},{"given":"Farinaz","family":"Koushanfar","sequence":"additional","affiliation":[{"name":"Rice University, Houston, TX, USA"}]}],"member":"320","published-online":{"date-parts":[[2008,10,19]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"\"Certicom application note: Certicom security for fabless semiconductor design companies\". http:\/\/www.certicom.com\/download\/aid603\/appnotes-fabless.pdf.  \"Certicom application note: Certicom security for fabless semiconductor design companies\". http:\/\/www.certicom.com\/download\/aid603\/appnotes-fabless.pdf."},{"key":"e_1_3_2_1_2_1","unstructured":"\"Design and reuse website\" http:\/\/www.us.design-reuse.com\/.  \"Design and reuse website\" http:\/\/www.us.design-reuse.com\/."},{"key":"e_1_3_2_1_3_1","unstructured":"\"The international technology roadmap for semiconductors (itrs)\" http:\/\/www.itrs.net\/.  \"The international technology roadmap for semiconductors (itrs)\" http:\/\/www.itrs.net\/."},{"key":"e_1_3_2_1_4_1","volume-title":"http:\/\/www.acq.osd.mil\/dsb\/reports\/2005-02-hpms report_final.pdf","author":"Defense","year":"2005","unstructured":"\" Defense science board (DSB) study on high performance microchip supply\". http:\/\/www.acq.osd.mil\/dsb\/reports\/2005-02-hpms report_final.pdf , 2005 . \"Defense science board (DSB) study on high performance microchip supply\". http:\/\/www.acq.osd.mil\/dsb\/reports\/2005-02-hpms report_final.pdf, 2005."},{"key":"e_1_3_2_1_5_1","first-page":"291","volume-title":"USENIX Security Symposium","author":"Alkabani Y.","year":"2007","unstructured":"Y. Alkabani and F. Koushanfar . Active hardware metering for intellectual property protection and security . In USENIX Security Symposium , pages 291 -- 306 , 2007 . Y. Alkabani and F. Koushanfar. Active hardware metering for intellectual property protection and security. In USENIX Security Symposium, pages 291--306, 2007."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-88961-8_8"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/1326073.1326215"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391624"},{"key":"e_1_3_2_1_9_1","volume-title":"A guide to building dependable distributed systems","author":"Anderson R.","year":"2001","unstructured":"R. Anderson . Security Engineering : A guide to building dependable distributed systems . John Wiley and Sons , 2001 . R. Anderson. Security Engineering: A guide to building dependable distributed systems. John Wiley and Sons, 2001."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/586110.586132"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/952532.952593"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-74735-2_5"},{"key":"e_1_3_2_1_13_1","volume-title":"Computer architecture: a quantitative approach","author":"Hennessy J.","year":"1996","unstructured":"J. Hennessy and D. Patterson . Computer architecture: a quantitative approach . Morgan KaufmannPublishers , 1996 . J. Hennessy and D. Patterson. Computer architecture: a quantitative approach. Morgan KaufmannPublishers, 1996."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.922806"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2004.1346548"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2000.839821"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/1509456.1509603"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700636"},{"key":"e_1_3_2_1_19_1","volume-title":"Design & Reuse","author":"Marsh C.","year":"2007","unstructured":"C. Marsh and T. Kean . A security tagging scheme for asic designs and intellectual property cores . Design & Reuse , January 2007 . C. Marsh and T. Kean. A security tagging scheme for asic designs and intellectual property cores. Design & Reuse, January 2007."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.945306"},{"key":"e_1_3_2_1_21_1","volume-title":"Intellectual Property Protection in VLSI Design","author":"Qu G.","year":"2003","unstructured":"G. Qu and M. Potkonjak . Intellectual Property Protection in VLSI Design . Kluwer Academic Publisher , 2003 . G. Qu and M. Potkonjak. Intellectual Property Protection in VLSI Design. Kluwer Academic Publisher, 2003."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/266021.266060"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403631"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278483"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1015047.1015052"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30114-1_24"}],"event":{"name":"ESWEEK 08: Fourth Embedded Systems Week","sponsor":["ACM Association for Computing Machinery","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Atlanta GA USA","acronym":"ESWEEK 08"},"container-title":["Proceedings of the 2008 international conference on Compilers, architectures and synthesis for embedded systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1450095.1450129","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1450095.1450129","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:30:08Z","timestamp":1750253408000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1450095.1450129"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,10,19]]},"references-count":26,"alternative-id":["10.1145\/1450095.1450129","10.1145\/1450095"],"URL":"https:\/\/doi.org\/10.1145\/1450095.1450129","relation":{},"subject":[],"published":{"date-parts":[[2008,10,19]]},"assertion":[{"value":"2008-10-19","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}