{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:35:08Z","timestamp":1750307708649,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,10,19]],"date-time":"2008-10-19T00:00:00Z","timestamp":1224374400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,10,19]]},"DOI":"10.1145\/1450095.1450130","type":"proceedings-article","created":{"date-parts":[[2008,10,22]],"date-time":"2008-10-22T12:25:44Z","timestamp":1224678344000},"page":"235-244","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["A low-power parallel design of discrete wavelet transform using subthreshold voltage technology"],"prefix":"10.1145","author":[{"given":"Michael B.","family":"Henry","sequence":"first","affiliation":[{"name":"Virginia Polytechnic Institute and State University, Blacksburg, VA, USA"}]},{"given":"Syed I.","family":"Haider","sequence":"additional","affiliation":[{"name":"Virginia Polytechnic Institute and State University, Blacksburg, VA, USA"}]},{"given":"Leyla","family":"Nazhandali","sequence":"additional","affiliation":[{"name":"Virginia Polytechnic Institute and State University, Blacksburg, VA, USA"}]}],"member":"320","published-online":{"date-parts":[[2008,10,19]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Oklahoma state university standard cell library  Oklahoma state university standard cell library"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/795694.798057"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.126534"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1011180506997"},{"issue":"5","key":"e_1_3_2_1_5_1","first-page":"961","article-title":"The wavelet transform, time-frequency localization and signalanalysis Information Theory","volume":"36","author":"Daubechies I.","year":"1990","unstructured":"I. Daubechies The wavelet transform, time-frequency localization and signalanalysis Information Theory , IEEE Transactions on 36 ( 5 ): 961 -- 1005 , Sept. 1990 . I. Daubechies The wavelet transform, time-frequency localization and signalanalysis Information Theory, IEEE Transactions on 36(5):961--1005, Sept. 1990.","journal-title":"IEEE Transactions on"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF02476026"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/1299042.1299046"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278656"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065767"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/774572.774593"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147022"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.819573"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1165573.1165603"},{"key":"e_1_3_2_1_14_1","volume-title":"The fundamental limit on binary switching energy for terascale integration (TSI)","author":"Meindl J. D.","year":"2002","unstructured":"J. D. Meindl and J. A. Davis . The fundamental limit on binary switching energy for terascale integration (TSI) . In IEEE JSSCC vol. 35, Feb. 2002 . J. D. Meindl and J. A. Davis. The fundamental limit on binary switching energy for terascale integration (TSI). In IEEE JSSCC vol. 35, Feb. 2002."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1086297.1086330"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.26"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.859590"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/357744.357757"},{"key":"e_1_3_2_1_19_1","volume-title":"Speech and Signal Processing, 2006. ICASSP 2006 Proceedings. 2006 IEEE International Conference on","volume":"3","author":"Sze V.","year":"2006","unstructured":"V. Sze , R. Blazquez , M. Bhardwaj , and A. Chandrakasan . An energy efficient sub-threshold baseband processor architecture for pulsed ultra-wideband communications. In Acoustics , Speech and Signal Processing, 2006. ICASSP 2006 Proceedings. 2006 IEEE International Conference on , volume 3 , Toulouse , 2006 . V. Sze, R. Blazquez, M. Bhardwaj, and A. Chandrakasan. An energy efficient sub-threshold baseband processor architecture for pulsed ultra-wideband communications. In Acoustics, Speech and Signal Processing, 2006. ICASSP 2006 Proceedings. 2006 IEEE International Conference on, volume 3, Toulouse, 2006."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1049\/el:20010915"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1049\/iet-ipr:20060140"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.837945"},{"key":"e_1_3_2_1_23_1","volume-title":"Cacti: An enhanced cache access and cycle time model","author":"Wilton S.","year":"1996","unstructured":"S. Wilton and N. Jouppi . Cacti: An enhanced cache access and cycle time model , 1996 . S. Wilton and N. Jouppi. Cacti: An enhanced cache access and cycle time model, 1996."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996798"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283789"}],"event":{"name":"ESWEEK 08: Fourth Embedded Systems Week","sponsor":["ACM Association for Computing Machinery","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Atlanta GA USA","acronym":"ESWEEK 08"},"container-title":["Proceedings of the 2008 international conference on Compilers, architectures and synthesis for embedded systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1450095.1450130","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1450095.1450130","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:30:08Z","timestamp":1750253408000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1450095.1450130"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,10,19]]},"references-count":25,"alternative-id":["10.1145\/1450095.1450130","10.1145\/1450095"],"URL":"https:\/\/doi.org\/10.1145\/1450095.1450130","relation":{},"subject":[],"published":{"date-parts":[[2008,10,19]]},"assertion":[{"value":"2008-10-19","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}