{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:34:53Z","timestamp":1750307693183,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,10,19]],"date-time":"2008-10-19T00:00:00Z","timestamp":1224374400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,10,19]]},"DOI":"10.1145\/1450135.1450150","type":"proceedings-article","created":{"date-parts":[[2008,10,22]],"date-time":"2008-10-22T12:25:44Z","timestamp":1224678344000},"page":"61-66","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["Traversal caches"],"prefix":"10.1145","author":[{"given":"Greg","family":"Stitt","sequence":"first","affiliation":[{"name":"University of Florida, Gainesville, FL, USA"}]},{"given":"Gaurav","family":"Chaudhari","sequence":"additional","affiliation":[{"name":"University of Florida, Gainesville, FL, USA"}]},{"given":"James","family":"Coole","sequence":"additional","affiliation":[{"name":"University of Florida, Gainesville, FL, USA"}]}],"member":"320","published-online":{"date-parts":[[2008,10,19]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291036"},{"key":"e_1_3_2_1_2_1","first-page":"70","volume-title":"Proceedings of the International Symposium on High Performance Computer Architecture (HPCA)","author":"Carter J.","unstructured":"Carter , J. , Hsieh , W. , Stoller , L. , Swanson , M. , Zhang , L. , Brunvand , E. , Davis , A. , Kuo , C. , Kuramkote , R. , Parker , M. , Schaelicke , L. , and Tateyama , T . 1999. Impulse: building a smarter memory controller . Proceedings of the International Symposium on High Performance Computer Architecture (HPCA) , pp. 70 -- 79 . Carter, J., Hsieh, W., Stoller, L., Swanson, M., Zhang, L., Brunvand, E., Davis, A., Kuo, C., Kuramkote, R., Parker, M., Schaelicke, L., and Tateyama, T. 1999. Impulse: building a smarter memory controller. Proceedings of the International Symposium on High Performance Computer Architecture (HPCA), pp. 70--79."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.889095"},{"key":"e_1_3_2_1_4_1","first-page":"62","volume-title":"Proceedings of the International Symposium on Microarchitecture (MICRO)","author":"Collins J.","unstructured":"Collins , J. , Sair , S. , Calder , B. , and Tullsen , D . 2002. Pointer cache assisted prefetching . Proceedings of the International Symposium on Microarchitecture (MICRO) , pp. 62 -- 73 . Collins, J., Sair, S., Calder, B., and Tullsen, D. 2002. Pointer cache assisted prefetching. Proceedings of the International Symposium on Microarchitecture (MICRO), pp. 62--73."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.839320"},{"key":"e_1_3_2_1_6_1","first-page":"207","volume-title":"Proceedings of the Symposium on FPGAs for Custom Computing Machines (FCCM)","author":"Diniz P.","unstructured":"Diniz , P. and Park , J . 2003. Data search and reorganization using FPGAs: application to spatial pointer-based data structures . Proceedings of the Symposium on FPGAs for Custom Computing Machines (FCCM) , pp. 207 -- 217 . Diniz, P. and Park, J. 2003. Data search and reorganization using FPGAs: application to spatial pointer-based data structures. Proceedings of the Symposium on FPGAs for Custom Computing Machines (FCCM), pp. 207--217."},{"key":"e_1_3_2_1_7_1","volume-title":"GiDEL PROC Boards","author":"Gi DEL","year":"2008","unstructured":"Gi DEL . GiDEL PROC Boards , 2008 . http:\/\/www.gidel.com\/PROCBoards.htm. GiDEL. GiDEL PROC Boards, 2008. http:\/\/www.gidel.com\/PROCBoards.htm."},{"key":"e_1_3_2_1_8_1","first-page":"778","volume-title":"Proceedings of Conference on Design, Automation, and Test in Europe (DATE)","author":"Grun P.","unstructured":"Grun , P. , Dutt , N. , and Nicolau , A . 2001. Access pattern based local memory customization for low power embedded systems . Proceedings of Conference on Design, Automation, and Test in Europe (DATE) , pp. 778 -- 784 . Grun, P., Dutt, N., and Nicolau, A. 2001. Access pattern based local memory customization for low power embedded systems. Proceedings of Conference on Design, Automation, and Test in Europe (DATE), pp. 778--784."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337428"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/997163.997199"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968304"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1328554.1328560"},{"key":"e_1_3_2_1_13_1","first-page":"209","volume-title":"Proceedings of the International Symposium on Computer Architecture (ISCA)","author":"Hu Z.","unstructured":"Hu , Z. , Kaxiras , S. , and Martonosi , M . 2002. Timekeeping in the memory system: prediction and optimizing memory behavior . Proceedings of the International Symposium on Computer Architecture (ISCA) , pp. 209 -- 220 . Hu, Z., Kaxiras, S., and Martonosi, M. 2002. Timekeeping in the memory system: prediction and optimizing memory behavior. Proceedings of the International Symposium on Computer Architecture (ISCA), pp. 209--220."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296446"},{"key":"e_1_3_2_1_15_1","first-page":"3","author":"Nallatech Inc","year":"2008","unstructured":"Nallatech Inc . DIMEtalk 3 , 2008 . http:\/\/www.nallatech.com\/?node_id=1.2.2&id=19. Nallatech Inc. DIMEtalk 3, 2008. http:\/\/www.nallatech.com\/?node_id=1.2.2&id=19.","journal-title":"DIMEtalk"},{"key":"e_1_3_2_1_16_1","volume-title":"Nallatech PCIXM FPGA accelerator card","author":"Nallatech Inc.","year":"2008","unstructured":"Nallatech Inc. Nallatech PCIXM FPGA accelerator card , 2008 . http:\/\/www.nallatech.com\/?node_id=1.2.2&id=41. Nallatech Inc. Nallatech PCIXM FPGA accelerator card, 2008. http:\/\/www.nallatech.com\/?node_id=1.2.2&id=41."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/375977.375978"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/288548.289051"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.974889"},{"key":"e_1_3_2_1_20_1","first-page":"142","volume-title":"Proceedings of the International Conference on Parallel Architectures and Compilation Techniques","author":"Weinberg N.","unstructured":"Weinberg , N. and Nagle , D . 1998. Dynamic elimination of pointer-expressions . Proceedings of the International Conference on Parallel Architectures and Compilation Techniques , pp. 142 -- 147 . Weinberg, N. and Nagle, D. 1998. Dynamic elimination of pointer-expressions. Proceedings of the International Conference on Parallel Architectures and Compilation Techniques, pp. 142--147."},{"key":"e_1_3_2_1_21_1","unstructured":"Xilinx Inc. MicroBlaze 2008. http:\/\/www.xilinx.com\/products\/design_resources\/proc_central\/microblaze.htm.  Xilinx Inc. MicroBlaze 2008. http:\/\/www.xilinx.com\/products\/design_resources\/proc_central\/microblaze.htm."},{"key":"e_1_3_2_1_22_1","volume-title":"Virtex IV FX devices","author":"Xilinx Inc.","year":"2008","unstructured":"Xilinx Inc. Virtex IV FX devices , 2008 . http:\/\/www.xilinx.com\/products\/silicon_solutions\/fpgas\/virtex\/virtex4\/index.htm. Xilinx Inc. Virtex IV FX devices, 2008. http:\/\/www.xilinx.com\/products\/silicon_solutions\/fpgas\/virtex\/virtex4\/index.htm."}],"event":{"name":"ESWEEK 08: Fourth Embedded Systems Week","sponsor":["ACM Association for Computing Machinery","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Atlanta GA USA","acronym":"ESWEEK 08"},"container-title":["Proceedings of the 6th IEEE\/ACM\/IFIP international conference on Hardware\/Software codesign and system synthesis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1450135.1450150","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1450135.1450150","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:29:55Z","timestamp":1750253395000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1450135.1450150"}},"subtitle":["a first step towards FPGA acceleration of pointer-based data structures"],"short-title":[],"issued":{"date-parts":[[2008,10,19]]},"references-count":22,"alternative-id":["10.1145\/1450135.1450150","10.1145\/1450135"],"URL":"https:\/\/doi.org\/10.1145\/1450135.1450150","relation":{},"subject":[],"published":{"date-parts":[[2008,10,19]]},"assertion":[{"value":"2008-10-19","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}